| Electronic Components Datasheet Search |
|
PFS123 Datasheet(PDF) 104 Page - PADAUK Technology. |
|
|
|||||||||||||||||||||||||||||
PFS123 Datasheet(HTML) 104 Page - PADAUK Technology. |
|
104 / 104 page ![]() PFS123 8bit MTP MCU with 12-bit R-Type ADC ©Copyright 2020, PADAUK Technology Co. Ltd Page 104 of 104 PDK-DS-PFS123-EN_V000-Aug. 26, 2020 9.3. Using ICE (1) PDK5S-I-S01/2(B) supports PFS123 MCU emulation, the following items should be noted when using PDK5S-I-S01/2(B) to emulate PFS123: PDK5S-I-S01/2(B) doesn’t support the instruction NMOV/SWAP/NADD/COMP with RAM. PDK5S-I-S01/2(B) doesn’t support SYSCLK=ILRC/16. PDK5S-I-S01/2(B) doesn’t support the dynamic setting of function misc.4 (Only fix to 0 or 1) PDK5S-I-S01/2(B) doesn’t support the function Tm2.gpcrs/Tm3.gpcrs. PDK5S-I-S01/2(B) doesn’t support band-gap reference voltage for ADC channel F of ADCRGC [3:2]. Only 1.2V exists and is fixed. PDK5S-I-S01/2(B) doesn’t support the code options: PB4_PB5_Drive, GPC_PWM, TMx_source, PWM_Source and TMx_bit. PDK5S-I-S01/2(B) doesn’t support SuLED PWM generation and related registers. PDK5S-I-S01/2(B) doesn’t support VDD/2 function of PB0. PDK5S-I-S01/2(B) has different setting of PC2 and PC1 in adcc. PDK5S-I-S01/2(B) only supports 240 bytes RAM for data memory. The PCDIER register of the PDK5S-I-S01/2(B) emulator is different from the real chip. The PCDIER[0] of the PDK5S-I-S01/2(B) is used to set PC0~PC3 to be digital input whereas PCDIER[1] is used to set PC4~ PC7 to be digital input. It is recommended not to set PCDIER. When using PB1 in ADCRGC, PA1 must float. When using GPCC output, PA3 will be influenced. When simulating PWM waveform, please check the waveform during program running. When the ICE is suspended or single-step running, its waveform may be inconsistent with the reality. The ILRC frequency of the PDK5S-I-S01/2(B) simulator is different from the actual IC and is uncalibrated, with a frequency range of about 34K~38KHz. Fast Wakeup time is different from PDK5S-I-S01/2(B): 128 SysClk, PFS123: 45 ILRC Watch dog time out period is different from PDK5S-I-S01/2(B): WDT period PDK5S-I-S01/2(B) PFS123 misc[1:0]=00 2048 * TILRC 8192 * TILRC misc[1:0]=01 4096 * TILRC 16384 * TILRC misc[1:0]=10 16384 * TILRC 65536 * TILRC misc[1:0]=11 256 * TILRC 262144 * TILRC |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |