MAS3506D datasheet(33/52 Pages) MICRONAS

33 / 52 page

PRELIMINARY DATA SHEET

MAS 3506D

Micronas

4.3. Pin Descriptions

4.3.1. Power Supply Pins

Connection of all power supply pins is mandatory for

the function of the MAS 3506D.

VDD

SUPPLY

VSS

SUPPLY

The VDD/VSS pair is internally connected with all digi-

tal modules of the MAS 3506D.

XVDD

SUPPLY

XVSS

SUPPLY

The XVDD/XVSS pins are the supply lines for the pin

output buffers.

AVDD

SUPPLY

AVSS

SUPPLY

The AVDD/AVSS pair is internally connected with the

analog blocks of the MAS 3506D, i.e. clock synthe-

sizer and supply voltage supervision circuits.

4.3.2. DC/DC Converter Pins

DCEN

DC/DC ENABLE

The DCEN input signal starts and enables the DC/DC

converter operation.

DCSG

SUPPLY

The DC converter Signal Ground pin is used as a

basepoint for the internal switching transistor of the

DC/DC converter. It must always be connected to

ground.

DCSO

OUT

DCSO is an open drain output and should be con-

nected with external circuitry (inductor/diode) to start

the DC/DC converter. When the DC/DC converter is

not used, it has to be connected to VSS.

VSENS

The VSENS pin is the input for the DC/DC converter

feedback loop. It must be connected directly with the

Schottky diode and the capacitor as shown in Fig. 2–5

on page 10.

When the DC/DC converter is not used, it has to be

connected to VDD.

4.3.3. Control Lines

I2CC

SCL

IN/OUT

I2CD

SDA

IN/OUT

Standard I2C control lines. Normally there are pull-up

resistors from each line to VDD.

4.3.4. Parallel Interface Control Lines

PCS

RTR

OUT

RTW

OUT

EOD

OUT

PIO handshake lines. Their use depends on the actual

firmware on the MAS 3506D. Usage of these lines in

the standard WorldSpace configuration is not planned.

4.3.5. Parallel Interface Data Lines

General purpose Parallel IO pins. The information of

the input and output signals may also be read from

Section 3.4. on page 20).

PI19

BC-FRAME-TOGGLE

OUT

The BC-FRAME-TOGGLE output toggles its state after

each correctly decoded Broadcast Channel Frame

(432 ms). This pin can be used for monitor the proper

function of the system.

PI18

BCINENABLE

PI18 is used as input pin to sense the status of the

BCINENABLE line at the WorldSpace connector. On

low input level the alternative BC-input lines SIC*, SII*

and SID* are activated and SIC, SII, SID are deacti-

vated.

PI17

RESERVED

IN/OUT

PI16

SIC*

PI15

SII*

PI14

SID*

The SIC*, SID*, and SII* may be configured as alterna-

tive serial input lines in order to support alternative

serial digital sources. SID* (PI14) is used as Broadcast

Channel data input from the Broadcast Channel I/O

interface.

MAS3506D Datasheet(PDF) 33 Page - Micronas

MAS3506D Datasheet(HTML) 33 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL