MAS3506D datasheet(20/52 Pages) MICRONAS

20 / 52 page

MAS 3506D

PRELIMINARY DATA SHEET

Micronas

3.4. Control Registers

The registers displayed in the following table can be

read and written via I2C commands described (see

Section 3.3.6. and Section 3.3.8.).

Note! Registers not given in the tables must not be

written.

Table 3–10: Control Registers

Address

(hex)

R/W

Function

Default

(hex)

Name

DC/DC-Converter Frequency and Voltage

The I2C protocol is working only if the processor is active

(WSEN = 1). However, the setting for the DCCF register will

remain active if the WSEN line is deasserted.

08000

DCCF

DC/DC-Converter Frequency

The frequency is controlled with bits 13...10 and 8.

Setting

bit [13:10]

Frequency/kHz

bit [8] = 0

Frequency/kHz

bit [8] = 1

10 11

10 10

10 01

10 00

01 11

01 10

01 01

01 00

00 11

00 10

00 01

00 00

156

160

163

167

171

175

179

184

188

194

199

204

210

216

223

230

128

245

253

263

272

283

295

307

320

335

351

368

387

409

433

460

The divider for the CLKI input is determined by the content of the

DCCF register. This register allows 32 settings of the DC/DC con-

verter clock frequency fdc:

(EQ 1)

In order to reduce interference noise in AM-reception, the oscillator

frequency may be adjusted in 16 steps in order to allow the system

controller to select a base frequency that does not interfere with an

other application. The following algorithm may be used to select an

appropriate value for DCCF:

CK LI

()

⋅

-------------------------

015

}

∈

16 32

{}

∈

MAS3506D Datasheet(PDF) 20 Page - Micronas

MAS3506D Datasheet(HTML) 20 Page - Micronas

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL