Electronic Components Datasheet Search
  English  ▼

X  

LTC3124 Datasheet(PDF) 2 Page - Analog Devices

Part # LTC3124
Description  26V, 9A Low-IQ CC/CV Monolithic Buck-Boost Converter
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

LTC3124 Datasheet(HTML) 2 Page - Analog Devices

  LTC3124 Datasheet HTML 1Page - Analog Devices LTC3124 Datasheet HTML 2Page - Analog Devices LTC3124 Datasheet HTML 3Page - Analog Devices LTC3124 Datasheet HTML 4Page - Analog Devices LTC3124 Datasheet HTML 5Page - Analog Devices LTC3124 Datasheet HTML 6Page - Analog Devices LTC3124 Datasheet HTML 7Page - Analog Devices LTC3124 Datasheet HTML 8Page - Analog Devices LTC3124 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 36 page
background image
LT3120
2
Rev. 0
For more information www.analog.com
PIN CONFIGURATION
ABSOLUTE MAXIMUM RATINGS
VIN, PVIN, PVOUT, EN/UVLO, PGOOD ......... –0.3V to 27V
FB, VC, RT, SYNC/MODE, MPPC, VCC .......... –0.3V to 6V
BST1 ..................................(SW1 – 0.3V) to (SW1 + 6V)
BST2..................................(SW2 – 0.3V) to (SW2 + 6V)
BST3.............................(PVOUT – 0.3V) to (PVOUT + 6V)
Operating Junction Temperature (Note 2)
LT3120J............................................. –40°C to 150°C
Storage Temperature Range .................. –65°C to 150°C
Maximum Reflow (Package Body) Temperature ...260°C
(Note 1)
9 10
TOP VIEW
LQFN PACKAGE
28-LEAD (4mm × 5mm) LGA
TJMAX = 150°C, θJA = 20°C/W
EXPOSED PAD (PIN 29) IS GND, MUST BE SOLDERED TO PCB
11 12 13
28 27 26 25 24
14
23
6
5
4
3
2
1
BST3
PVOUT
GND
PVOUT
ISP
ISN
PGOOD
PROG
GND
PVIN
PVIN
PVIN
GND
VIN
EN/UVLO
SYNC/MODE
29
PGND
7
17
18
19
20
21
22
16
8
15
ORDER INFORMATION
PART NUMBER
PAD OR BALL FINISH
PART MARKING
PACKAGE
TYPE
MSL
RATING
TEMPERATURE RANGE
(SEE NOTE 2)
DEVICE
FINISH CODE
LT3120JV#PBF
Au (RoHS)
3120
e4
LQFN (Laminate Package
with QFN Footprint)
3
–40°C to 150°C
• Contact the factory for parts specified with wider operating
temperature ranges. *Pad or ball finish code is per IPC/JEDEC
J-STD-609.
• Recommended LGA and BGA PCB Assembly and Manufacturing Procedures
• LGA and BGA Package and Tray Drawings



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com