| Electronic Components Datasheet Search |
|
AD9161BBCZ Datasheet(PDF) 130 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9161BBCZ Datasheet(HTML) 130 Page - Analog Devices |
|
130 / 144 page ![]() AD9161/AD9162 Data Sheet Rev. D | Page 130 of 144 Hex. Addr. Name Bits Bit Name Settings Description Reset Access Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x484 ECNT_CTRL4 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA4 Error counters enable for Lane 4, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). [2:0] ECNT_RST4 Error counters enable for Lane 4, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x485 ECNT_CTRL5 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA5 Error counters enable for Lane 5, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). [2:0] ECNT_RST5 Error counters enable for Lane 5, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x486 ECNT_CTRL6 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA6 Error counters enable for Lane 6, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). [2:0] ECNT_RST6 Error counters enable for Lane 6, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x487 ECNT_CTRL7 [7:6] RESERVED Reserved. 0x0 R [5:3] ECNT_ENA7 Error counters enable for Lane 7, active high. Counters of each lane are addressed as follows: 0x7 R/W Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |