| Electronic Components Datasheet Search |
|
AD9161BBCZ Datasheet(PDF) 134 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9161BBCZ Datasheet(HTML) 134 Page - Analog Devices |
|
134 / 144 page ![]() AD9161/AD9162 Data Sheet Rev. D | Page 134 of 144 Hex. Addr. Name Bits Bit Name Settings Description Reset Access 0x491 ECNT_STAT1 [7:4] RESERVED Reserved. 0x0 R 3 LANE_ENA1 This output indicates if Lane 1 is enabled. 0x0 R 0 Lane 1 is held in soft reset. 1 Lane 1 is enabled. [2:0] ECNT_TCR1 Terminal count reached indicator of error counters for Lane 1. Set to 1 when the corresponding counter terminal count value of 0xFF has been reached. Counters of each lane are addressed as follows. 0x0 R Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x492 ECNT_STAT2 [7:4] RESERVED Reserved. 0x0 R 3 LANE_ENA2 This output indicates if Lane 2 is enabled. 0x0 R 0 Lane 2 is held in soft reset. 1 Lane 2 is enabled. [2:0] ECNT_TCR2 Terminal count reached indicator of error counters for Lane 2. Set to 1 when the corresponding counter terminal count value of 0xFF has been reached. Counters of each lane are addressed as follows. 0x0 R Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x493 ECNT_STAT3 [7:4] RESERVED Reserved. 0x0 R 3 LANE_ENA3 This output indicates if Lane 3 is enabled. 0x0 R 0 Lane 3 is held in soft reset. 1 Lane 3 is enabled. [2:0] ECNT_TCR3 Terminal count reached indicator of error counters for Lane 3. Set to 1 when the corresponding counter terminal count value of 0xFF has been reached. Counters of each lane are addressed as follows: 0x0 R Bit 2 = unexpected K (UEK) character error. Bit 1 = not in table error (NIT). Bit 0 = bad disparity error (BDE). 0x494 ECNT_STAT4 [7:4] RESERVED Reserved. 0x0 R 3 LANE_ENA4 This output indicates if Lane 4 is enabled. 0x0 R 0 Lane 4 is held in soft reset. 1 Lane 4 is enabled. [2:0] ECNT_TCR4 Terminal count reached indicator of error counters for Lane 4. Set to 1 when the corresponding counter terminal count value of 0xFF has been reached. Counters of each lane are addressed as follows: 0x0 R |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |