ADFS5758 datasheet(20/75 Pages) AD

20 / 75 page

ADFS5758

Data Sheet

Rev. 0 | Page 20 of 75

4.00ms

CH3 5.00V

CH4 10.0mV

IOUT

AVDD1

Figure 25. Output Current vs. Time on Power-Up

400ns

CH3 2.00V

CH4 20.0mV

TA = 25°C

SYNC

IOUT

Figure 26. Output Current vs. Time on Output Enable

OUTPUT CURRENT (mA)

AVDD1 = +30V

AVSS = –15V

0mA TO 24mA RANGE

1kΩ LOAD

TA = 25°C

Figure 27. DC-to-DC Converter Headroom vs. Output Current

AVDD1 = +15V

AVSS = –15V

4mA TO 20mA RANGE

FULL-SCALE STEP

300Ω LOAD

TA = 25°C

–100 –50

100 150 200 250 300 350 400 450 500

TIME (µs)

IOUT WITH 150mA LIMIT (V)

VDPC+ WITH 150mA LIMIT (V)

VDPC+ WITH 400mA LIMIT (V)

IOUT WITH 400mA LIMIT (V)

Figure 28. Output Current and VDPC+ Settling Time, 300 Ω Load

TIME (µs)

–600

600

800

1000 1200 1400

–400

400

–200

200

VDPC+

IOUT

AVDD1 = +24V

AVDD = –24V

4mA TO 20mA RANGE

FULL-SCALE STEP

1kΩ LOAD

TA = 25°C

Figure 29. Output Current and VDPC+ Settling Time, 1 kΩ Load

–100

150 200

TIME (µs)

250 300 350 400 450 500

100

–50

550

AVDD1 = +15V

AVSS = –15V

4mA TO 20mA RANGE

FULL-SCALE STEP

300Ω LOAD

DCDCILIMIT = 150mA

IOUT AT –40°C

IOUT AT +25°C

IOUT AT +85°C

IOUT AT +125°C

VDPC+ AT –40°C

VDPC+ AT +25°C

VDPC+ AT +85°C

VDPC+ AT +125°C

Figure 30. Output Current and VDPC+ Settling Time vs. Temperature

ADFS5758 Datasheet(PDF) 20 Page - Analog Devices

ADFS5758 Datasheet(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75

Datasheet Download

Link URL