Electronic Components Datasheet Search
  English  ▼

X  

SSM6515 Datasheet(PDF) 6 Page - Analog Devices

Part # SSM6515
Description  Ultra Low Power, Class-D Audio Amplifier
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

SSM6515 Datasheet(HTML) 6 Page - Analog Devices

Back Button SSM6515 Datasheet HTML 2Page - Analog Devices SSM6515 Datasheet HTML 3Page - Analog Devices SSM6515 Datasheet HTML 4Page - Analog Devices SSM6515 Datasheet HTML 5Page - Analog Devices SSM6515 Datasheet HTML 6Page - Analog Devices SSM6515 Datasheet HTML 7Page - Analog Devices SSM6515 Datasheet HTML 8Page - Analog Devices SSM6515 Datasheet HTML 9Page - Analog Devices SSM6515 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 40 page
background image
Data Sheet
SSM6515
SPECIFICATIONS
analog.com
Rev. 0 | 6 of 40
Table 2. Digital Input/Output
Parameter
Min
Typ
Max
Unit
HIGH INPUT VOLTAGE (VIH)
BCLK, FSYNC, SDATAI
0.7 × IOVDD
1.98
V
SCL and SDA
0.7 × IOVDD
1.98
V
LOW INPUT VOLTAGE (VIL)
BCLK, FSYNC, SDATAI, SDA, SCL
−0.3
+0.3 × IOVDD
V
INPUT LEAKAGE
BCLK, FSYNC, SDATAI, SDA, SCL, ADDR
High Input Current (IIH)
1
µA
Low Input Current (IIL)
1
µA
INPUT CAPACITANCE
5
pF
TIMING SPECIFICATIONS
Table 3. I2C Port Timing
Parameter
Min
Max
Unit
Description
I2C PORT
fSCL
1
MHz
SCL frequency
tSCLH
0.26
µs
SCL high
tSCLL
0.5
µs
SCL low
tSCS
0.26
µs
Setup time, relevant for repeated start condition
tSCH
0.26
µs
Hold time, after this period, the first clock is generated
tDS
50
ns
Data setup time
tSCR
120
ns
SCL rise time
tSCF
120
ns
SCL fall time
tSDR
120
ns
SDA rise time
tSDF
120
ns
SDA fall time
tBFT
0.5
µs
Bus-free time (time between stop and start)
Table 4. Serial Port Digital Input Timing (I2S/TDM Operation Modes Only)
Parameter
Min
Max
Unit
Description
SERIAL PORT
tBIL
8
ns
BCLK low pulse width
tBIH
8
ns
BCLK high pulse width
tSIS
4
ns
SDATA setup time to BCLK rising edge
tSIH
4
ns
SDATA hold time from BCLK rising edge
tLIS
5
ns
FSYNC setup time to BCLK rising edge
tLIH
5
ns
FSYNC hold time to BCLK rising edge
tBP
20
ns
Minimum BCLK period
dutyBCLK
40
60
%
BCLK duty cycle
Table 5. PDM Timing Parameters
Parameter
Limit
Unit
Description
Min
Max
PDM Clock Frequency
2.8224
12.4
MHz
tFALL
10
ns
Clock fall time
tRISE
10
ns
Clock rise time
tSETUP
10
ns
Data setup time
tHOLD
7
ns
Data hold time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com