Electronic Components Datasheet Search
  English  ▼

X  

AX88780 Datasheet(PDF) 23 Page - ASIX Electronics Corporation

Part # AX88780
Description  High-Performance Non-PCI Single-Chip 32-bit 10/100M Fast Ethernet Controller
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ASIX [ASIX Electronics Corporation]
Direct Link  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88780 Datasheet(HTML) 23 Page - ASIX Electronics Corporation

Back Button AX88780 Datasheet HTML 19Page - ASIX Electronics Corporation AX88780 Datasheet HTML 20Page - ASIX Electronics Corporation AX88780 Datasheet HTML 21Page - ASIX Electronics Corporation AX88780 Datasheet HTML 22Page - ASIX Electronics Corporation AX88780 Datasheet HTML 23Page - ASIX Electronics Corporation AX88780 Datasheet HTML 24Page - ASIX Electronics Corporation AX88780 Datasheet HTML 25Page - ASIX Electronics Corporation AX88780 Datasheet HTML 26Page - ASIX Electronics Corporation AX88780 Datasheet HTML 27Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 49 page
background image
AX88780
4.14 RXBOUND--RX Boundary Pointer Register
Offset Address = FC38h
Default = 32’h0000_07FF
Field
Name
Type
Default
Description
31:11
-
R
All 0’s
Reserved
10:0
RXBUNPTR
R/W
All 0’s
RX Line Boundary Pointer.
Point to the last line that has been read by driver. The unit of line is 16
bytes.
When driver finished reading packet from RX buffer, it must update this
field.
4.15 MAC_CFG0--MAC Configuration0 Register
Offset Address = FC40h
Default = 32’h0000_9157
Field
Name
Type
Default
Description
31:16
-
R
All 0’s
Reserved
15
SPEED100
R/W
1
Line Speed Mode
When this bit is enabled, The MAC of AX88780 will operate in 100M
speed, otherwise it will operate in 10M speed. The line speed must
co-operate with setting of PHY.
1 = 100M
0 = 10M
14
-
R/W
0
Reserved, this bit must set to 0 for normal operation
13
-
R/W
0
Reserved, this bit must set to 0 for normal operation.
12
TXFLOW_EN
R/W
1
TX Flow Control
If this bit is enabled, MAC will perform TX flow control and send pause
on/off frame when receive buffer become low water level.
1 = enable
0 = disable
11
-
R/W
0
Reserved, this bit must set to 0 for normal operation.
10:4
IPGT
R/W
7’h15
Inter Packet Gap time: (IPG)
This field defines the back-to-back transmit packet gap for 10.100M only.
3:0
-
R/W
4’h7
Reserved, keep the default value for normal operation.
4.16 MAC_CFG1--MAC Configuration1 Register
Offset Address = FC44h
Default = 32’h0000_6000
Field
Name
Type
Default
Description
31:15
-
R
All 0’s
Reserved
14
PUSRULE
R/W
1
Pause Frame Check Rule
When this bit is set, AX88780 accepts pause frame that DA can be any
value.
1 = don’t check DA field.
0 = check DA is equal to “01 80 C2 00 00 01”
13
CRCCHK
R/W
1
Check CRC of received Packet.
When this bit is enabled, AX88780 will drop any CRC error packet.
1 = enable
0 = disable
12:7
-
R/W
All 0’s
Reserved, keep all bits in ‘0’ for normal operation.
6
DUPLEX
R/W
0
Duplex Mode.
23
ASIX ELECTRONICS CORPORATION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com