TMPR4925 datasheet(498/590 Pages) TOSHIBA

498 / 590 page

Chapter 16 CHI Module

16-16

16.3.8

Configurations

The programmability of the clock, sync, bit offsets, and number of timeslots allows the CHI Module

to support a wide range of configurations. Several of these configurations are commonly utilized as

communication interfaces by numerous commercial products, some of which are briefly discussed

below. Other configurations are available for application-specific usage.

The K2 Interface is an AT&T standard used as a serial inter-chip digital interface between U-interface

transmission circuits and various system-wide interface circuits. The K2 Interface utilizes four pins

(clock, sync, data in, and data out) and consists of eight 8-bit timeslots, with a frame rate of 8 kHz and a

clock rate of 512 kHz.

The SLD Interface utilizes 3 pins (clock, sync, data), with the transmit and receive pins tied together,

such that the data is sent bi-directionally in a ping-pong fashion. The SLD Interface consists of eight 8-

bit timeslots, with 4 timeslots reserved for transmit and 4 timeslots reserved for receive. The frame rate

is 8 kHz and the clock rate is 512 kHz.

The GCI Interface is a 4-pin variable-speed TDM highway utilizing anywhere from 4 to 48 timeslots.

The frame rate is 8 kHz and the clock rate is 2x the data rate and varies from 512-kHz to 6.144 MHz.

The IOM-2 Interface is commonly used to interface to 4-pin ISDN line interface drivers. Each frame

consists of twelve 8-bit timeslots, with a frame rate of 8 kHz and a (2x) clock rate of 1.536-MHz.

The CEPT Level-1 PCM Format is a common communications standard used for digital transmission

of voice and data. Each frame consists of 32 8-bit timeslots, with a frame rate of 8-kHz and a (1x) clock

rate of 2.048 MHz.

Table 16.3.4 shows a summary matrix of several example CHI configurations and their associated

parameters.

Table 16.3.4 Example CHI Configurations (Table Values Based on IMBUSCLKF

= 32.256 MHz)

CHICLK

Divide

Time Slots

CHICLK

Mode

CHICLK Rate

Data Rate

Comments

8 kHz

8.064 MHz

4.032 Mbps

slave mode only

8 kHz

5.376 MHz

2.688 Mbps

GCI format

8 kHz

4.032 MHz

4.032 Mbps

CHI format

64 kHz

4.032 MHz

4.032 Mbps

hi-speed mode

7.2 kHz

3.584 MHz

3.584 Mbps

8 kHz

2.932 MHz

1.466 Mbps

8 kHz

2.932 MHz

2.932 Mbps

8 kHz

2.016 MHz

2.016 Mbps

CEPT PCM format

8 kHz

1.536 MHz

768 kbps

IOM-2 format

8 kHz

512 kHz

512 kbps

K2, SLD formats

Note that the maximum achievable frame rate depends on the system configuration. If devices with

long access time and/or 16 bit-wide data bus are used, the frame rate of 64 kHz may be unachievable

because of the reduced bus band width. Using other interfaces in parallel with CHI and/or reducing the

CPU clock frequencies will also reduce the band width available for CHI.

TMPR4925 Datasheet(PDF) 498 Page - Toshiba Semiconductor

TMPR4925 Datasheet(HTML) 498 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL