Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

RT600 Datasheet(PDF) 119 Page - NXP Semiconductors

Part # RT600
Description  Dual-core microcontroller with 32-bit Cortex®-M33 and Xtensa HiFi4 Audio DSP CPUs; Up to 4.5 MB SRAM; FlexSPI with cache and dynamic decryption; High-speed USB device/host Phy; 12-bit 1 Msamples/s ADC; Analog Comparator; Audio
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

RT600 Datasheet(HTML) 119 Page - NXP Semiconductors

Back Button RT600 Datasheet HTML 115Page - NXP Semiconductors RT600 Datasheet HTML 116Page - NXP Semiconductors RT600 Datasheet HTML 117Page - NXP Semiconductors RT600 Datasheet HTML 118Page - NXP Semiconductors RT600 Datasheet HTML 119Page - NXP Semiconductors RT600 Datasheet HTML 120Page - NXP Semiconductors RT600 Datasheet HTML 121Page - NXP Semiconductors RT600 Datasheet HTML 122Page - NXP Semiconductors RT600 Datasheet HTML 123Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 171 page
background image
RT600
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors B.V. 2024. All rights reserved.
Product data sheet
Rev. 2.2 — 25 January 2024
119 of 173
NXP Semiconductors
RT600
Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4
Audio DSP CPUs
[1] Based on simulation; not tested in production.
Table 44. High -Speed SPI dynamic characteristics[1]
Tamb = -0 C to 85C;VDDIO_x = 1.71 V to 3.6 V; CL = 10 pF balanced loading on all pins; Full Drive Mode on all pins, Input
slew = 1 ns, SLEW setting = standard mode for all pins;. Parameters sampled at the 50 % level of the rising or falling edge.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
High-Speed SPI master
tDS
data set-up time
4.0
-
-
ns
tDH
data hold time
0
-
-
ns
tv(Q)
data output valid time
0
-
6
ns
High-Speed SPI slave
tDS
data set-up time
3.0
-
-
ns
tDH
data hold time
0
-
-
ns
tv(Q)
data output valid time
0
-
10
ns
Fig 16. SPI master timing
SCK (CPOL = 0)
MOSI (CPHA = 1)
SSEL
MISO (CPHA = 1)
Tcy(clk)
tDS
tDH
tv(Q)
DATA VALID (LSB)
DATA VALID
tv(Q)
SCK (CPOL = 1)
DATA VALID (LSB)
DATA VALID
MOSI (CPHA = 0)
MISO (CPHA = 0)
tDS
tDH
DATA VALID (MSB)
DATA VALID (MSB)
DATA VALID
DATA VALID (LSB)
DATA VALID (LSB)
tv(Q)
DATA VALID (MSB)
DATA VALID
tv(Q)
aaa-014969
DATA VALID (MSB)
DATA VALID (MSB)
DATA VALID (MSB)
DATA VALID (MSB)
IDLE
IDLE
IDLE
IDLE
DATA VALID (MSB)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com