| Electronic Components Datasheet Search |
|
RT600 Datasheet(PDF) 121 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
RT600 Datasheet(HTML) 121 Page - NXP Semiconductors |
|
121 / 171 page ![]() RT600 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors B.V. 2024. All rights reserved. Product data sheet Rev. 2.2 — 25 January 2024 121 of 173 NXP Semiconductors RT600 Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4 Audio DSP CPUs 14.13 FlexSPI flash interface Table 45. Dynamic characteristics: FlexSPI flash interface [1] Tamb = 0 C to +85 C, VDDIO_x = 1.71 V to 1.89 V; VDDCORE = 1.13 V; CL = 10 pF balanced loading on all pins; Full Drive Mode on all pins, Input slew = 1 ns, SLEW setting = standard mode for all pins; Parameters sampled at the 50 % level of the rising or falling edge. Symbol Parameter Conditions Min Typ Max Unit SDR Mode (FlexSPI A Interface) fclk clock frequency Transmit - - 200 MHz clock frequency RX clock source = 0 - - 60 MHz clock frequency RX clock source = 1 - - 116 MHz clock frequency RX clock source = 3 - - 200 MHz tDS data set-up time RX clock source = 0 (internal dummy read strobe and loopbacked internally) 6 - - ns RX clock source = 1 (internal dummy read strobe and loopbacked from DQS pad) 1 source = 3 (external DQS, Flash provides read strobe) 1 tDH data hold time RX clock source = 0 (internal dummy read strobe and loopbacked internally) 1 - - ns RX clock source = 1 (internal dummy read strobe and loopbacked from DQS pad) 0 source = 3 (external DQS, Flash provides read strobe) 0 tv(Q) data output valid time 0 - 3 ns SDR Mode (FlexSPI B Interface) fclk clock frequency Transmit - - 60 MHz clock frequency RX clock source = 0 - - 60 MHz clock frequency RX clock source = 1 - - 60 MHz tDS data set-up time RX clock source = 0 (internal dummy read strobe and loopbacked internally) 6 - - ns RX clock source = 1 (internal dummy read strobe and loopbacked from DQS pad) 1 tDH data hold time RX clock source = 0 (internal dummy read strobe and loopbacked internally) 1 - - ns RX clock source = 1 (internal dummy read strobe and loopbacked from DQS pad) 0 tv(Q) data output valid time 0 - 3 ns DDR Mode (with and without DQS) (FlexSPI A Interface) [2] fclk clock frequency Transmit - - 200 MHz clock frequency RX clock source = 0 - - 30 MHz |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |