Electronic Components Datasheet Search
  English  ▼

X  

RT600 Datasheet(PDF) 131 Page - NXP Semiconductors

Part # RT600
Description  Dual-core microcontroller with 32-bit Cortex®-M33 and Xtensa HiFi4 Audio DSP CPUs; Up to 4.5 MB SRAM; FlexSPI with cache and dynamic decryption; High-speed USB device/host Phy; 12-bit 1 Msamples/s ADC; Analog Comparator; Audio
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

RT600 Datasheet(HTML) 131 Page - NXP Semiconductors

Back Button RT600 Datasheet HTML 127Page - NXP Semiconductors RT600 Datasheet HTML 128Page - NXP Semiconductors RT600 Datasheet HTML 129Page - NXP Semiconductors RT600 Datasheet HTML 130Page - NXP Semiconductors RT600 Datasheet HTML 131Page - NXP Semiconductors RT600 Datasheet HTML 132Page - NXP Semiconductors RT600 Datasheet HTML 133Page - NXP Semiconductors RT600 Datasheet HTML 134Page - NXP Semiconductors RT600 Datasheet HTML 135Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 171 page
background image
RT600
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors B.V. 2024. All rights reserved.
Product data sheet
Rev. 2.2 — 25 January 2024
131 of 173
NXP Semiconductors
RT600
Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4
Audio DSP CPUs
[1] Based on simulation, not tested in production.
[1] Based on simulation, not tested in production.
[2] When communication with an I3C Device on a mixed Bus, the tDIG_H period must be constrained in order to
make sure that I2C devices do not interpretI3C signaling as valid I2C signaling.
Table 54. MIPI I3C push-pull specifications for SDR and HDR-DDR modes []
Symbol Characteristic
Min
Typ
Max
Unit
Notes
fSCL
SCL Clock Frequency
0.01
12.5
13
MHz
tLOW
LOW period of the SCL clock
24
-
-
ns
tDIG_L
32
-
-
ns
tHIGH_MIX
ED
High period of the SCL clock for a
mixed bus
24
-
-
ns
tDIG_H_MI
XED
32
-
45
ns
[]
tHIGH
HIGH period of the SCL clock
24
-
-
ns
tDIG_H
32
-
-
ns
tSCO
Clock in to data out for a slave
-
-
12
ns
tCR
SCL clock rise time
-
-
150e06 * 1/ fSCL
(capped at 60)
ns
tCF
SCL clock fall time
-
-
150e06 * 1/ fSCL
(capped at 60)
ns
tHD_PP
SDA signal data hold
Master mode
tCR + 3 and
tCF + 3
-
-
ns
Slave mode
0
-
-
ns
tSU_PP
SDA signal setup
3
-
-
ns
tCASr
Clock after repeated START (Sr)
tCAS(min)/2
-
-
ns
tCBSr
Clock before repeated START (Sr) tCAS(min)/2
-
-
ns
Cb
Capacitive load per bus line
-
-
50
pF
Fig 27. Timing definition for devices on the I2C bus



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com