Electronic Components Datasheet Search
  English  ▼

X  

STPMIC25 Datasheet(PDF) 43 Page - STMicroelectronics

Part # STPMIC25
Description  Highly integrated power management IC for microprocessor units
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STPMIC25 Datasheet(HTML) 43 Page - STMicroelectronics

Back Button STPMIC25 Datasheet HTML 39Page - STMicroelectronics STPMIC25 Datasheet HTML 40Page - STMicroelectronics STPMIC25 Datasheet HTML 41Page - STMicroelectronics STPMIC25 Datasheet HTML 42Page - STMicroelectronics STPMIC25 Datasheet HTML 43Page - STMicroelectronics STPMIC25 Datasheet HTML 44Page - STMicroelectronics STPMIC25 Datasheet HTML 45Page - STMicroelectronics STPMIC25 Datasheet HTML 46Page - STMicroelectronics STPMIC25 Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 145 page
background image
5.3.2
WAKEUPn
Main characteristics:
•
Digital input
•
Active low
•
Programmable pull-up (RPU) internally connected to VINTLDO; RPU active by default
•
Turn-ON condition on low level (1)
•
Interrupt on falling and rising edges (1)
1. WAKEUPn has no debounce filter. The PMIC detects a pulse smaller than the tWAKEUPnAS duration. The PMIC must detect
a pulse equal to or longer than the tWAKEUPnAS duration.
5.3.3
RSTn
The RSTn is a bidirectional reset pin both for the PMIC and the application processor:
•
Digital input: active low input reset (when not asserted by the PMIC): the application processor can assert
RSTn low to force the PMIC to power cycle.
•
Open drain output: the PMIC can assert RSTn low to reset the application processor, typically during a
power-ON or a power-OFF sequence and a power cycling reset sequence. Pull-up (RPU) is internally
connected to VIO.
5.3.4
INTn
The PMIC asserts INTn low when a PMIC interrupt is pending (and not masked):
•
Digital output (open drain)
•
Active low
•
Pull-up (RPU) internally connected to VIO
5.3.5
PWRCTRL1, PWRCTRL2, PWRCTRL3
Power control signals aim to control the regulator's behavior. Typically, power control signals are driven to ‘1’ or ‘0’
by the application processor to manage different power modes at application level.
PWRCTRLx pin characteristics:
•
Digital input
•
Level sensitive
•
Programmable polarity
•
Rising and falling delay cells
•
Inactive by default
•
Programmable pull-up (RPU) internally connected to VIO or pull-down (RPD), and RPU is active by default.
•
No debounce
See Section 5.4.6 for behavior description.
STPMIC25
Feature descriptions
DS14278 - Rev 3
page 43/145



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com