AM69 datasheet(284/312 Pages) TI

284 / 312 page

For more information, see Enhanced Quadrature Encoder Pulse (EQEP) Module section in Peripherals chapter

in the device TRM.

7.5.5.14 GPIO

The General-Purpose Input/Output (GPIO) peripheral provides dedicated general-purpose pins that can be

configured as either inputs or outputs. When configured as an output, the user can write to an internal register to

control the state driven on the output pin. When configured as an input, user can obtain the state of the input by

reading the state of an internal register.

In addition, the GPIO peripheral can produce host CPU interrupts and DMA synchronization events in different

interrupt/event generation modes.

For more information, see General-Purpose Interface (GPIO) section in Peripherals chapter in the device TRM.

7.5.5.15 GPMC

The General-Purpose Memory Controller is a unified memory controller dedicated for interfacing with external

memory devices like:

• Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices

• Asynchronous, synchronous, and page mode (available only in non-multiplexed mode) burst NOR flash

devices

• NAND flash

• Pseudo-SRAM devices

For more information, see General-Purpose Memory Controller (GPMC) section in Peripherals chapter in the

device TRM.

7.5.5.16 Hyperbus

The Hyperbus module is a part of the device Flash Subsystem (FSS).

The Hyperbus module is low pin count memory interface that provides high read/write performance. The

Hyperbus module connects to hyperbus memory (HyperFlash or HyperRAM) and uses simple hyperbus protocol

for read and write transactions.

There is one Hyperbus™ module inside the device. The Hyperbus module includes one Hyperbus Memory

Controller (HBMC).

For more information, see Hyperbus Interface section in Peripherals chapter in the device TRM.

7.5.5.17 I2C

The device contains ten multimaster Inter-Integrated Circuit (I2C) controllers each of which provides an interface

between a local host (LH), such as an Arm or a Digital Signal Processor (DSP), and any I2C-bus-compatible

device that connects via the I2C serial bus. External components attached to the I2C bus can serially transmit

and receive up to 8 bits of data to and from the LH device through the 2-wire I2C interface.

Each multimaster I2C module can be configured to act like a slave or master I2C-compatible device.

The WKUP_I2C0, MCU_I2C0, I2C0, and I2C1 controllers have dedicated I2C compliant open drain buffers, and

support high speed mode (up to 3.4 Mbps in 1.8 V mode and up to 400 kbps in 3.3 V mode). The MCU_I2C1,

I2C2, I2C3, I2C4, I2C5, and I2C6 controllers are multiplexed with standard LVCMOS I/O, connected to emulate

open drain, and support fast mode (up to 400 kbps in 1.8 V/3.3 V mode). The I2C emulation is achieved by

configuring the LVCMOS buffers to output Hi-Z instead of driving high when transmitting logic 1.

For more information, see Inter-Integrated Circuit (I2C) Interface section in Peripherals chapter in the device

TRM.

7.5.5.18 I3C

The device contains three Improved Inter-Integrated Circuit (I3C) controllers each of which provides an interface

between a local host (LH), such as an Arm, and any I3C-bus-compatible device that connects via the I3C serial

bus.

AM69A, AM69

SPRSP92C – FEBRUARY 2023 – REVISED JUNE 2024

www.ti.com

284

Submit Document Feedback

Product Folder Links: AM69A AM69

AM69 Datasheet(PDF) 284 Page - Texas Instruments

AM69 Datasheet(HTML) 284 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL