PM8621 datasheet(51/184 Pages) PMC

51 / 184 page

NSE-8G™ Standard Product Data Sheet

Preliminary

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use

Document ID: PMC-2010850, Issue 1

Table 4 Switching Control RAM Layout

Control Page 0

Control Page 1

RAM Address

STS

Row

Col

STS

Row

Col

……

9719

The multiplexers that select the inputs for each egress port are straight forward 12 to-1

multiplexers. They require five bits of control during each 77.76 MHz clock cycle. Their outputs

go to the T8TEs. This design permits unicast, multicast, and broadcast.

9.5

Clock Synthesis and Transmit Reference Digital Wrapper (CSTR)

The CSTR contains the configuration registers for the CSU and TXREF LVDS analog locks.

9.6

Fabric Latency

The flow of octets from ingress LVDS to egress LVDS has variable latency, depending on the

timing of the arriving LVDS stream, and the clock variation on the egress LVDS drivers. A

reasonable estimate of the NSE’s latency can be arrived at by making assumptions about the

depths of the receive and transmit FIFOs: we assume the “C1” timing is set to maintain about

four samples in the ingress FIFO; the egress FIFO is designed to be centered at four samples – so

typically delay due to FIFOs will be 8 clock cycles. The latency through the space switch stage is

three clock cycles. Data latency through the analog blocks is around 90 ns. The typical latency of

the NSE-8 G is 24 clock cycles or 308 ns. With worst case conditions in both FIFOs, latency rises

to 36 clock cycles or 463 ns.

9.7

JTAG Support

The NSE-8G provides JTAG support for testing device interconnection on a PC board.

9.8

Microprocessor Interface

The Microprocessor Interface Block provides the logic required to interface the normal mode and

test mode registers within the NSE-8G to a generic microprocessor bus. The normal mode

registers are used during normal operation to configure and monitor the NSE. The register set is

accessed as shown in the Register Memory Map table below. Addresses that are not shown are

not used and must be treated as Reserved.

PM8621 Datasheet(PDF) 51 Page - PMC-Sierra, Inc

PM8621 Datasheet(HTML) 51 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL