Electronic Components Datasheet Search
  English  ▼

X  

PM8621 Datasheet(PDF) 89 Page - PMC-Sierra, Inc

Part # PM8621
Description  NSE-8G??Standard Product Data Sheet Preliminary
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM8621 Datasheet(HTML) 89 Page - PMC-Sierra, Inc

Back Button PM8621 Datasheet HTML 85Page - PMC-Sierra, Inc PM8621 Datasheet HTML 86Page - PMC-Sierra, Inc PM8621 Datasheet HTML 87Page - PMC-Sierra, Inc PM8621 Datasheet HTML 88Page - PMC-Sierra, Inc PM8621 Datasheet HTML 89Page - PMC-Sierra, Inc PM8621 Datasheet HTML 90Page - PMC-Sierra, Inc PM8621 Datasheet HTML 91Page - PMC-Sierra, Inc PM8621 Datasheet HTML 92Page - PMC-Sierra, Inc PM8621 Datasheet HTML 93Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 184 page
background image
NSE-8G™ Standard Product Data Sheet
Preliminary
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
88
Document ID: PMC-2010850, Issue 1
Register 047H: DCB Access Mode Register
Bit
Type
Function
Default
Bit 31
R/W
WRB
1
Bit 30
R/W
ACCMDE
0
Bit 29
R
Unused
X
Bit 28-24
R/W
PORTCFG[4:0]
0
Bit 23-21
R
Unused
X
Bit 20-16
R/W
PORTADDR[4:0]
0
Bit 15-14
R
Unused
X
Bit 13-0
R/W
WORDADDR [13:0]
0
Writing to this register with the WRB register bit set high initiates an indirect read from the
offline connection memory page. WORDADDR selects the offline connection memory page to
read from. There is a latency of 6 SYSCLK cycles from when this register is written to with the
WRB bit set high until when valid data appears on the Configuration Output register. Indirect
reads should be spaced at least 6 SYSCLK cycles apart to permit valid data to appear in the
Configuration Output register.
Writing to this register with the WRB register bit set low initiates an indirect write to the offline
connection memory page. WORDADDR selects the offline connection memory page to write to.
Indirect writes should be spaced at least 4 SYSCLK cycles apart to ensure the writes complete
successfully.
While page copy is in progress (UPDATEV register bit = ‘1’), writing to this register will NOT
cause data to be updated to/from the offline connection memory page.
While a page swap is pending (SWAPV register bit = ‘1’), writing to this register MAY cause
unpredictable results as data may be transferred while a page swap is occurring, causing data to
be updated to a different connection memory page from the intended.
WRB
The indirect access control bit selects between a write (0) or read (1) access to the offline
connection memory page.
ACCMDE
These bits indicate the access mode of the offline connection memory page.
0 : PORT transfer mode.
1 : WORD transfer mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com