PM8621 datasheet(72/184 Pages) PMC

72 / 184 page

NSE-8G™ Standard Product Data Sheet

Preliminary

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use

Document ID: PMC-2010850, Issue 1

Bit

Type

Function

Default

Bit 31:6

Unused

Bit 5

R/W

TOPINTE

Bit 4

R/W

CSUINTE

Bit 3

R/W

R8TDINTE

Bit 2

R/W

T8TEINTE

Bit 1

R/W

ILCINTE

Bit 0

R/W

DCBINTE

This register allows the CPU to disable or enable NSE-8G Subsystem interrupts with a single

write.

TOPINTE

This bit, when ‘1’, enables the generation of interrupts from the Top_level i.e.

R8C1EXTRAINT and R8C1MISSINT interrupts. When set to ‘0’ R8C1EXTRAINT and

R8C1MISSINT interrupts are disabled .

CSUINTE

This bit, when ‘1’, enables the generation of interrupts from CSU1 control. When set to ‘0’

CSU1 control interrupts are disabled .

R8TDINTE

This bit, when ‘1’, enables the generation of interrupts from R8TD blocks. When set to ‘0’ all

R8TD interrupts are disabled .

T8TEINTE

This bit, when ‘1’, enables the generation of interrupts from T8TE blocks. When set to ‘0’ all

T8TE interrupts are disabled .

ILCINTE

This bit, when ‘1’, enables the generation of interrupts from ILC blocks. When set to ‘0’ all

ILC interrupts are disabled .

DCBINTE

This bit, when ‘1’, enables the generation of interrupts from the DCB block. When set to ‘0’

DCB interrupts are disabled .

PM8621 Datasheet(PDF) 72 Page - PMC-Sierra, Inc

PM8621 Datasheet(HTML) 72 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL