| Electronic Components Datasheet Search |
|
GL9714 Datasheet(PDF) 44 Page - GENESYS LOGIC |
|
|
|||||||||||||||||||||||||||||
GL9714 Datasheet(HTML) 44 Page - GENESYS LOGIC |
|
44 / 46 page ![]() GL9714 PCI Express TM PIPE x4 PHY ©2004-2007 Genesys Logic Inc. - All rights reserved. Page 44 Table 8.5 – Input Setup, Hold Time and Output Timing for 10-bit DDR Mode Symbol Parameter Min Typ Max Unit TCYCLE PCLK cycle time 7.98 8 8.02 ns Duty-H Duty cycle for PCLK high 48 - 50 % TIS Input setup time - - 1.4 ns TIH Input hold time 0.5 - - ns TCO Clock to output delay - 4.1 4.3 ns TOH Output hold time 3.5 3.7 - ns Note: This table is based on design target, correlation data will be posted later. 8.2 Reference Timing Information Table 8.6 – Reference Timing Information Symbol Parameter Min Typ Max Unit TRECDET Time for receiver detection - 10 - us TPHYSTS-RESET Timing from de-asserting RST_N to the falling edge of PHYSTS - 16.7 - us TRESET Reset Assertion Time to GL9714 10 - - us |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |