| Electronic Components Datasheet Search |
|
IMX91CEC Datasheet(PDF) 36 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX91CEC Datasheet(HTML) 36 Page - NXP Semiconductors |
|
36 / 100 page ![]() Tsmp_req = B [RAS (CAS + CP + CADIN) + (RAS + RADCtotal) CADIN] Figure 20. ADC input impedance equivalent circuit diagram 4.12 External peripheral interface parameters The following subsections provide information on external peripheral interfaces. 4.12.1 Ultra-high-speed SD/SDIO/MMC host interface (uSDHC) AC timing This section describes the electrical information of the uSDHC, which includes SD/eMMC5.1 (single data rate) timing, eMMC5.1/ SD3.0 (dual data rate) timing and SDR50/SDR104 AC timing. The DSE[5:0] = 001111 and FSEL1[1:0] = 11 are required drive settings to meet the timing. 4.12.1.1 SD3.0/eMMC5.1 (single data rate) AC timing Figure 21 depicts the timing of SD3.0/eMMC5.1, and Table 38 lists the SD3.0/eMMC5.1 timing characteristics. NXP Semiconductors IMX91CEC i.MX 91 Application Processors Data Sheet for Commercial Products IMX91CEC All information provided in this document is subject to legal disclaimers. © 2024 NXP B.V. All rights reserved. Preliminary Data Sheet Rev. 2 — 12 November 2024 Preliminary - Subject to Change Without Notice 36 / 100 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |