Electronic Components Datasheet Search
  English  ▼

X  

IMX91CEC Datasheet(PDF) 39 Page - NXP Semiconductors

Part # IMX91CEC
Description  i.MX 91 Application Processors Data Sheet for Commercial Products
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX91CEC Datasheet(HTML) 39 Page - NXP Semiconductors

Back Button IMX91CEC Datasheet HTML 35Page - NXP Semiconductors IMX91CEC Datasheet HTML 36Page - NXP Semiconductors IMX91CEC Datasheet HTML 37Page - NXP Semiconductors IMX91CEC Datasheet HTML 38Page - NXP Semiconductors IMX91CEC Datasheet HTML 39Page - NXP Semiconductors IMX91CEC Datasheet HTML 40Page - NXP Semiconductors IMX91CEC Datasheet HTML 41Page - NXP Semiconductors IMX91CEC Datasheet HTML 42Page - NXP Semiconductors IMX91CEC Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 100 page
background image
SD7
SD1
SD5
SD5
SD6
SCK
Output from
Strobe
Input from
uSDHC to eMMC
eMMC to uSDHC
DAT0
DAT1
DAT7
...
DAT0
DAT1
DAT7
...
SD4
SD4
SD3
SD2
Figure 23. HS400 timing
Table 40. HS400 interface timing specification (Nominal mode)1,2
ID
Parameter
Symbols
Min
Max
Unit
Card Input Clock
SD1
Clock frequency
fPP
0
200
MHz
SD2
Clock low time
tCL
2.2
—
ns
SD3
Clock high time
tCH
2.2
—
ns
uSDHC Output/Card Inputs DAT (Reference to SCK)
SD4
Output skew from data of edge of SCK
tOSkew1
0.45
—
ns
SD5
Output skew from edge of SCk to data
tOSkew2
0.45
—
ns
uSDHC Input/Card Outputs DAT (Reference to Strobe)
SD6
uSDHC input skew
tRQ
—
0.45
ns
SD7
uSDHC hold skew
tRQH
—
0.45
ns
1. Input timing assumes an input signal slew rate of 1 ns (20%/80%).
2. Output timing valid for maximum external load CL = 15 pF, which is assumed to be a 10 pF load at the end of a 50 ohm,
unterminated, 2-inch microstrip trace on standard FR4 (3.3 pF/inch). For best signal integrity, the series resistance of the
transmission line should be matched closely to the RDSON of the I/O pad output driver.
Table 41. HS400 interface timing specification (Low drive mode)1,2
ID
Parameter
Symbols
Min
Max
Unit
Card Input Clock
SD1
Clock frequency
fPP
0
133
MHz
Table continues on the next page...
NXP Semiconductors
IMX91CEC
i.MX 91 Application Processors Data Sheet for Commercial Products
IMX91CEC
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Preliminary Data Sheet
Rev. 2 — 12 November 2024
Preliminary - Subject to Change Without Notice
39 / 100



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com