TMPR4956C datasheet(212/286 Pages) TOSHIBA

212 / 286 page

Chapter 11 TX4956 System Interface

11-44

Figure 11.3.5 Sample Cycle with PMaster* Asserted

External agent drives SysAD and SysCmd buses (external agent is master).

SysAD and SysCmd buses are set to a tri-state (no bus master).

PMaster* is asserted. Processor drives SysAD and SysCmd buses (processor is master).

EValid* (I), PValid* (O)

During a cycle in which either signal is asserted, the signal indicates a new valid address or valid

data is on the SysAD bus, and a new valid command or data identifier is on the SysCmd bus.

EValid* indicates an external agent is driving new SysAD and SysCmd values. PValid* indicates

the processor is driving new SysAD and SysCmd values.

Figure 11.3.6 Sample Cycle with PValid* and EValid*

New SysAD and SysCmd values.

Each cycle either of these signals remains asserted indicates there is a new SysAD and SysCmd

value.

Figure 11.3.7 Sample Cycles with Multiple PValid* and EValid*

New SysAD and SysCmd value.

Another new SysAd and SysCmd value.

ExtAgent Cmd

ExtAgent Data

Proc Cmd

Proc Data

PMaster*

SysCmd

SysAD

Cycle

MasterClock

Data

SysAD

Cycle

MasterClock

Cmd

SysCmd

EValid or

PValid

Data

SysAD

Cycle

MasterClock

Cmd

SysCmd

EValid* or

PValid*

TMPR4956C Datasheet(PDF) 212 Page - Toshiba Semiconductor

TMPR4956C Datasheet(HTML) 212 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL