| Electronic Components Datasheet Search |
|
TMPR4956C Datasheet(PDF) 220 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4956C Datasheet(HTML) 220 Page - Toshiba Semiconductor |
|
220 / 286 page ![]() Chapter 11 TX4956 System Interface 11-52 11.3.11 External Read Response An external agent returns data to the processor in response to a processor read request by waiting for the processor to move to slave state. The external agent then returns the data through either a single data cycle or a series of data cycles sufficient to transmit the requested data. After the last data cycle is issued, the read response is complete and the processor becomes master (assuming EReq* was not asserted). If, at the end of the read response cycles, EReq* has been asserted, the processor remains in slave state until the external agent relinquishes the bus. When the processor is in slave state and needs access to the SysAD bus, it waits until EReq* is deasserted. The data identifier associated with a data cycle may indicate that the data transmitted during that cycle is erroneous; however, an external agent must return a block of data of the correct size regardless of this erroneous data cycle indication. If a read response includes one or more erroneous data cycles, the processor takes a bus error. Read response data must only be delivered to the processor when a processor read request is pending. The state of the processor is undefined if a read response is presented to it when no processor read is pending. An example of a processor single read request followed by a read response is illustrated in Figure 11.3.18. Figure 11.3.18 Single Read Request Followed By Read Response A read response example for a processor block read with the system interface already in slave state is illustrated in Figure 11.3.19. Figure 11.3.19 Block Read Response, System Interface Already In Slave State EOD Data Read Addr 8 12 6 11 10 9 7 5 4 3 2 1 SysAD Cycle MasterClock SysCmd EOK EValid PValid PMaster Data 7 Data 1 Data 0 EOD Data Data 12 16 10 15 14 13 11 4 3 2 1 SysAD Cycle MasterClcok SysCmd EValid* PValid* PMaster* |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |