Electronic Components Datasheet Search
  English  ▼

X  

TMPR4956C Datasheet(PDF) 227 Page - Toshiba Semiconductor

Part # TMPR4956C
Description  64-Bit TX System RISC TX49 Family
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4956C Datasheet(HTML) 227 Page - Toshiba Semiconductor

Back Button TMPR4956C Datasheet HTML 223Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 224Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 225Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 226Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 227Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 228Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 229Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 230Page - Toshiba Semiconductor TMPR4956C Datasheet HTML 231Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 227 / 286 page
background image
Chapter 11 TX4956 System Interface
11-59
Figure 11.3.30 Discarding and Re-executing Processor Single Read Request
11.3.17 Multiple Drivers on the SysAD Bus
In most applications, the SysAD bus is a point-to-point connection between the processor and a
bidirectional, registered transceiver located in an external agent. In this application, the SysAD bus has
two possible drivers: the processor and the external agent.
However, an application may add additional drivers and receivers to the SysAD bus, allowing
transmissions over the SysAD bus that bypass the processor. To accomplish this, the external agent(s)
must coordinate its use of the SysAD bus by using arbitration handshake signals such as EReq* and
PMaster*.
To implement an independent transmission on the SysAD bus that does not involve the processor, the
system executes the following sequence of actions:
1.
The external agent(s) requests the SysAD bus by asserting EReq*.
2.
The processor releases the System interface to slave state.
3.
The external agent(s) allows independent transmission over the SysAD bus, making certain
the EValid* input to the processor is not asserted while the transmission occurs.
4.
When the transmission is complete, the external agent(s) deasserts EReq* to return the
system interface to master state.
To implement multiple drivers, separate Valid lines are required for non-processor chips to
communicate.
EOD
Data
Hi-Z
Hi-Z
Hi-Z
Addr
Read
8
6
11
10
9
7
5
4
3
2
1
SysAD[31:0]
Cycle
MasterClock
SysCmd[4:0]
EValid*
PValid*
EOK*
EReq*
PMaster*
12
Data
Addr
Hi-Z
Hi-Z
Hi-Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com