| Electronic Components Datasheet Search |
|
BM83 Datasheet(PDF) 63 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
BM83 Datasheet(HTML) 63 Page - Microchip Technology |
|
63 / 76 page ![]() Figure 9-2. Timing Diagram for PCM Modes (Master/Slave) Left channel SCLK1 RFS1 Word length DR1/DT1 Right channel Bn-1 Bn-2 B1 Bn Bn-1 Bn-2 B1 Bn 1/fs The following figure illustrates the timing diagram of the audio interface. Figure 9-3. Audio Interface Timing Diagram SCLK1 RFS1 DR1 tSCLKCH tSCLKCL tSCLKCY tDH tRFSH tRFSSU The following table provides the timing specifications of the audio interface. Table 9-13. Audio Interface Timing Specifications (1) Parameter Symbol Min. Typ. Max. Unit SCLK1 duty ratio dSCLK — 50 — % SCLK1 cycle time tSCLKCY 50 — — ns SCLK1 pulse width high tSCLKCH 20 — — ns SCLK1 pulse width low tSCLKCL 20 — — ns RFS1 setup time to SCLK1 rising edge tRFSSU 10 — — ns RFS1 hold time from SCLK1 rising edge tRFSH 10 — — ns DR1 hold time from SCLK1 rising edge tDH 10 — — ns 1. Test Conditions: Slave mode, fs = 48 kHz, 24-bit data, and SCLK1 period = 256 fs. BM83 Electrical Specifications © 2020 Microchip Technology Inc. Datasheet DS70005402C-page 63 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |