TSC2014IYZGR datasheet(38/62 Pages) TI2

38 / 62 page

TSC2014

SBAS484B – SEPTEMBER 2010 – REVISED DECEMBER 2016

www.ti.com

Product Folder Links: TSC2014

Submit Documentation Feedback

7.6.2 Control Byte 0

Figure 37. Control Byte Format:

Start a Conversion and Mode Setting

MSB

LSB

(Control Byte 0)

Reserved

(Write '0')

PND0

R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 6. Control Byte 0 Bit Register Description (D7 = 0)

Bit

Field

Type

Reset

Description

Control Byte ID

R/W

0000h

1: Control Byte 1 (start conversion and channel select and

conversion-related configuration).

0: Control Byte 0 (read/write data registers and non-conversion-

related controls).

0000h

RESERVED

0000h

A '0' must be set in this bit for normal operation

PND0

R/W

0000h

Power Not Down Control

1: A/D converter biasing circuitry is always on between

conversions but is shut down after the converter function stops.

0: A/D converter biasing circuitry is shut down either between

conversions or after the converter function stops

R/W

0000h

TSC Internal Register Data Flow Control

1: Set the starting address of the TSC internal registers for a

0: Write to TSC internal registers

Table 7. Internal Register Map

READ/WRITE

X measurement result

Y measurement result

Z1 measurement result

Z2 measurement result

AUX measurement result

Temp1 measurement result

Temp2 measurement result

Status

AUX high threshold

R/W

AUX low threshold

R/W

Temp high threshold (apply to both TEMP1 and TEMP2)

R/W

Temp low threshold (apply to both TEMP1 and TEMP2)

R/W

CFR0

R/W

CFR1

R/W

CFR2

R/W

Converter function select status

TSC2014IYZGR Datasheet(PDF) 38 Page - Texas Instruments

TSC2014IYZGR Datasheet(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL