Electronic Components Datasheet Search
  English  ▼

X  

TSC2014IYZGR Datasheet(PDF) 43 Page - Texas Instruments

Part # TSC2014IYZGR
Description  TSC2014 1.2V to 3.6V, 12-Bit, Nanopower, 4-Wire Touch Screen Controller with I2C™ Interface
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TSC2014IYZGR Datasheet(HTML) 43 Page - Texas Instruments

Back Button TSC2014IYZGR Datasheet HTML 39Page - Texas Instruments TSC2014IYZGR Datasheet HTML 40Page - Texas Instruments TSC2014IYZGR Datasheet HTML 41Page - Texas Instruments TSC2014IYZGR Datasheet HTML 42Page - Texas Instruments TSC2014IYZGR Datasheet HTML 43Page - Texas Instruments TSC2014IYZGR Datasheet HTML 44Page - Texas Instruments TSC2014IYZGR Datasheet HTML 45Page - Texas Instruments TSC2014IYZGR Datasheet HTML 46Page - Texas Instruments TSC2014IYZGR Datasheet HTML 47Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 62 page
background image
43
TSC2014
www.ti.com
SBAS484B – SEPTEMBER 2010 – REVISED DECEMBER 2016
Product Folder Links: TSC2014
Submit Documentation Feedback
Copyright © 2010–2016, Texas Instruments Incorporated
7.6.4.1.3
RM
Resolution control. The A/D converter resolution is specified with this bit. See Table 13 for a description of these
bits. This bit is the same whether reading or writing, and defaults to 0. Note that the same bit can be written
through Control Byte 1.
Table 13. A/D Converter Resolution Control
RM
FUNCTION
0
10-bit resolution. Power-up and reset default.
1
12-bit resolution
(1)
For VDD = 1.2V at –40°C, a lower A/D converter clock rate should be used to allow enough time for conversion settling.
7.6.4.1.4
CL1, CL0
Conversion clock control. These two bits specify the clock rate that the A/D converter uses to perform
conversion, as shown in Table 14.
Table 14. A/D Converter Conversion Clock Control
CL1
CL0
FUNCTION
0
0
fADC = fOSC/1. This is referred to as the 4MHz A/D converter clock rate, 10-bit resolution only
(1).
0
1
fADC = fOSC/2. This is referred to as the 2MHz A/D converter clock rate.
1
0
fADC = fOSC/4. This is referred to as the 1MHz A/D converter clock rate.
1
1
fADC = fOSC/4. This is referred to as the 1MHz A/D converter clock rate.
7.6.4.1.5
PV2-PV0
Panel voltage stabilization time control. These bits specify a delay time from the moment the touch screen drivers
are enabled to the time the voltage is sampled and a conversion is started. These bits allow the user to adjust
the appropriate settling time for the touch panel and external capacitances. See Table 15 for settings of these
bits. The default state is 000, indicating a 0μs stabilization time. These bits are the same whether reading or
writing.
Table 15. Panel Voltage Stabilization Time Control
PV2
PV1
PV0
STABILIZATION TIME (tPVS)
0
0
0
0μs
0
0
1
100μs
0
1
0
500μs
0
1
1
1ms
1
0
0
5ms
1
0
1
10ms
1
1
0
50ms
1
1
1
100ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com