| Electronic Components Datasheet Search |
|
TMDS171 Datasheet(PDF) 39 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMDS171 Datasheet(HTML) 39 Page - Texas Instruments |
|
39 / 63 page ![]() 39 TMDS171, TMDS171I www.ti.com SLLSEN7E – OCTOBER 2015 – REVISED SEPTEMBER 2017 Product Folder Links: TMDS171 Submit Documentation Feedback Copyright © 2015–2017, Texas Instruments Incorporated 8.5.17 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00010110) (reset: 00h) Figure 45. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (16h) 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 R/W R/W R/W R/W R R/W R/W R/W LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update Table 21. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (16h) Bit Field Type Reset Description 7:4 PV_DP_EN[3:0] R/W 4’b0000 Enable datapath verified based on DP_TST_SEL, 1 bit per lane 3 Reserved R 1’b0 Reserved 2:0 DP_TST_SEL[2:0] R/W 3’b000 Selects pattern reported by BERT_CNT[11:0], TST_INT[0] and TST_INTQ[0] and PV_DP_EN is non-zero. 000 – TMDS disparity or data errors 001 – FIFO errors 010 – FIFO overflow errors 011 – FIFO underflow errors 100 – TMDS deskew status 101,110,111 – Reserved. 8.5.18 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00010111) (reset: 00h) Figure 46. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (17h) 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 R/U R/U R/U R/U R/U R/U R/U R/U LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update Table 22. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (17h) Bit Field Type Reset Description 7:4 TST_INTQ[3:0] R/U 4’b0000 Latched interrupt flag. 1 bit per lane 3:0 RTST_INT[3:0] R/U 4’b0000 Test interrupt flag. 1 bit per lane. 8.5.19 CSR BIT Field Definitions – RX Pattern Verifier Control/Status (offset: 00011000) (reset: 00h) Figure 47. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (18h) 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 R/U R/U R/U R/U R/U R/U R/U R/U LEGEND: R/W = Read/Write; R = Read only; -n = value after reset, S= Set, U = autonomously update Table 23. CSR BIT Field Definitions – RX Pattern Verifier Control/Status (18h) Bit Field Type Reset Description 7:0 BERT_CNT[7:0] R/U ‘h00 BERT error count. Lane 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |