PCF85263ATLSLASHA datasheet(42/102 Pages) NXP

42 / 102 page

NXP Semiconductors

PCF85263A

Tiny RTC/Calendar with Alarm Function, Battery Switch-Over, Time Stamp Input, and I2C-bus

[1]

Default value.

Oscillator circuits suffer from jitter. In particular, ultra low-power oscillators like the one used in the PCF85263A

are optimized for power and not jitter. By setting the LOWJ bit, the jitter performance can be improved at the

cost of power consumption.

7.10.5 OSCD[1:0]: Quartz oscillator drive control

Bit

Symbol

Value

Description

Oscillator drive bits

00 [1]

Normal drive; RS(max): 100 kΩ

Low drive; RS(max): 60 kΩ; reduced IDD

3 to 2

OSCD[1:0]

10, 11

High drive; RS(max): 500 kΩ; increased IDD

Table 33. OSCD[1:0] bits - oscillator control register (address 25h)

[1]

Default value.

The oscillator is designed to be used with quartz with a series resistance up to 100 kΩ. It covers the typical

range of 32.768 kHz quartz crystals. Series resistance is also referred to as: ESR, motional resistance, or RS.

A low drive mode is available for low series resistance quartz, which reduces the current consumption.

For very high series resistance quartz, there is a high drive mode. Current consumption increases substantially

in this mode.

7.10.6 CL[1:0]: Quartz oscillator load capacitance

Bit

Symbol

Value

Description

Internal oscillator capacitor selection for quartz crystals

with the corresponding load capacitance of CL:

00 [1]

7.0 pF

6.0 pF

12.5 pF

1 to 0

CL[1:0]

12.5 pF

Table 34. CL[1:0] bits - oscillator control register (address 25h)

[1]

Default value.

CL refers to the load capacitance of the oscillator circuit and allows for a certain amount of package and PCB

parasitic capacitance. When the oscillator circuit matches the CL parameter of the quartz, then the frequency

offset is zero.

The PCF85263A is designed to operate with quartz with CL values of 6.0 pF, 7.0 pF, and 12.5 pF.

12.5 pF are generally the cheapest and most widely available, but also require the most power to drive. The

circuit also operates with 9.0 pF quartz. However, the offset calibration is needed to compensate. If a 9.0 pF

quartz is used, then it is recommended to set CL to 7.0 pF.

7.11 Battery switch register

This register configures the battery switch-over mode.

PCF85263A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

42 / 102

PCF85263ATL/A Datasheet(PDF) 42 Page - NXP Semiconductors

PCF85263ATL/A Datasheet(HTML) 42 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL