PCF85263ATLSLASHA datasheet(66/102 Pages) NXP

66 / 102 page

NXP Semiconductors

PCF85263A

Tiny RTC/Calendar with Alarm Function, Battery Switch-Over, Time Stamp Input, and I2C-bus

Section

Bit(s)

State

Comment

ILPA

Generate interrupt pulses

TSR_mode

Section 7.12

TSR2M[2:0]

101

Last event mode for timestamp2

Pin_IO

Section 7.12

INTAPM[1:0]

Output interrupt on INTA

Table 65. Application configuration...continued

Figure 37 shows the waveforms that can be expected. sample clock, vdd_int, and stop are internal nodes.

vdd_int is the supply operating the IC and is either VDD or VBAT, depending on the state of the battery switch-

over.

sample clock, 16 Hz

TS pin

switch SW 1

stop

running

stopwatch

TSR2

INTA

open

closed

stopped

running

TSR2 = t4

TS pin sampled

vdd_int

floating

VSS

aaa-010561

Figure 37. Application example timing

• At and before t1, SW1 is open (TS pin floating). The TS pin is sampled and the internal pullup resistor pulls

the pin HIGH to vdd_int. No action is taken by the IC.

• At t2, SW1 is still open. No action is taken by the IC.

• At t3, SW1 closes. The TS pin is now shorted to VSS. The TS pin has not been sampled yet, so no action is

taken by the IC.

• At t4, SW1 is closed. The internal pullup resistor is enabled, but the TS pin remains LOW. The pin is then

sampled and the LOW level detected. As the TSL bit was set for active LOW detection, the HIGH-LOW

transition of TS pin sampled triggers an event.

STOPM mode was configured to allow the TS pin to stop the time counting. As the TSL bit was set for active

LOW, time counting stops when the TS pin is LOW.

Timestamp register 2 was configured to take a copy of the time on an event of the TS pin. Therefore, TSR2

loads the time t4. TSR2F is also set.

INTA was configured to generate an interrupt when TSR2 loads a new time. Therefore, an interrupt pulse is

seen on INTA.

• At t5, SW1 is opened. No action is taken by the IC.

• At t6, SW1 is open. The internal pullup is active and the TS pin raises to vdd_int level. The HIGH level is

sampled and causes the stop signal to be released and time starts counting again.

PCF85263A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.4 — 12 December 2025

Document feedback

66 / 102

PCF85263ATL/A Datasheet(PDF) 66 Page - NXP Semiconductors

PCF85263ATL/A Datasheet(HTML) 66 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL