Electronic Components Datasheet Search
  English  ▼

X  

PCF85263ATL/A Datasheet(PDF) 101 Page - NXP Semiconductors

Part # PCF85263ATL/A
Description  Tiny RTC/Calendar with Alarm Function, Battery Switch-Over, Time Stamp Input, and I2C-bus
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF85263ATL/A Datasheet(HTML) 101 Page - NXP Semiconductors

Back Button PCF85263ATL/A Datasheet HTML 94Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 95Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 96Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 97Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 98Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 99Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 100Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 101Page - NXP Semiconductors PCF85263ATL/A Datasheet HTML 102Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 101 / 102 page
background image
NXP Semiconductors
PCF85263A
Tiny RTC/Calendar with Alarm Function, Battery Switch-Over, Time Stamp Input, and I2C-bus
Contents
1
General description .........................................2
2
Features and benefits ..................................... 3
3
Applications ..................................................... 4
4
Ordering information .......................................5
4.1
Ordering options ................................................ 5
5
Block diagram ..................................................6
6
Pinning information .........................................7
6.1
Pinning ...............................................................7
6.2
Pin description ................................................... 8
7
Functional description .................................. 10
7.1
Registers organization overview ......................11
7.1.1
Time mode registers ........................................11
7.1.1.1
RTC mode time registers overview (RTCM
= 0) .................................................................. 11
7.1.1.2
Stop-watch mode time registers (RTCM =
1) ......................................................................12
7.1.2
Control registers overview ............................... 13
7.2
RTC mode time and date registers ..................14
7.2.1
Definition of BCD .............................................14
7.2.2
OS: Oscillator stop .......................................... 15
7.2.3
EMON: event monitor ......................................15
7.2.4
Definition of weekdays .....................................15
7.2.5
Definition of months .........................................16
7.2.6
Setting and reading the time in RTC mode ......16
7.3
Stop-watch mode time registers ...................... 18
7.3.1
Setting and reading the time in stop-watch
mode ................................................................18
7.4
Alarms ..............................................................19
7.4.1
Alarms in RTC mode .......................................19
7.4.1.1
Alarm1 and alarm2 registers in RTC mode ......19
7.4.1.2
Alarm1 and alarm2 control in RTC mode .........20
7.4.1.3
Alarm1 and alarm2 function in RTC mode .......21
7.4.2
Alarms in stop-watch mode ............................. 22
7.4.2.1
Alarm1 and alarm2 registers in stop-watch
mode ................................................................23
7.4.2.2
Alarm1 and alarm2 control in stop-watch
mode ................................................................23
7.4.2.3
Alarm1 and alarm2 function in stop-watch
mode ................................................................24
7.4.3
Alarm interrupts ............................................... 25
7.5
Watchdog .........................................................26
7.5.1
Watchdog functions ......................................... 26
7.5.1.1
Watchdog repeat mode ................................... 27
7.5.1.2
Watchdog single shot mode ............................ 27
7.5.1.3
Watchdog interrupts .........................................28
7.6
RAM byte .........................................................28
7.7
Timestamps ......................................................28
7.7.1
Timestamps interrupts ..................................... 33
7.8
Offset register .................................................. 33
7.8.1
Correction when OFFM = 0 .............................34
7.8.2
Correction when OFFM = 1 .............................35
7.8.3
Offset calibration workflow ...............................35
7.8.4
Offset interrupts ............................................... 37
7.9
Interrupts ..........................................................37
7.9.1
ILPA/ILPB: interrupt level or pulse mode ......... 38
7.9.2
Interrupt enable bits .........................................39
7.10
Oscillator register .............................................41
7.10.1
CLKIV: Invert the clock output ......................... 41
7.10.2
OFFM: Offset calibration mode ........................41
7.10.3
12_24: 12 hour or 24 hour clock ......................41
7.10.4
LOWJ: Low jitter mode ....................................41
7.10.5
OSCD[1:0]: Quartz oscillator drive control ....... 42
7.10.6
CL[1:0]: Quartz oscillator load capacitance ......42
7.11
Battery switch register ..................................... 42
7.11.1
BSOFF: Battery switch on/off control ...............43
7.11.2
BSRR: Battery switch internal refresh rate .......43
7.11.3
BSM[1:0]: Battery switch mode ....................... 44
7.11.3.1 Switching at the Vth level, BSM[1:0] = 00 ........45
7.11.3.2 Switching at the VBAT level, BSM[1:0] = 01 .... 46
7.11.3.3 Switching at the higher of VBAT or Vth
level, BSM[1:0] = 10 ........................................46
7.11.3.4 Switching at the lower of VBAT and Vth
level, BSM[1:0] = 11 ........................................ 47
7.11.4
BSTH: Threshold voltage control .....................48
7.11.5
Battery switch interrupts .................................. 48
7.12
Pin_IO register .................................................48
7.12.1
CLKPM: CLK pin mode control ........................48
7.12.2
TSPULL: TS pin pullup resistor value ..............49
7.12.3
TSL: TS pin level sense .................................. 49
7.12.4
TSPM[1:0]: TS pin I/O control ......................... 49
7.12.4.1 TS pin output mode; INTB ...............................50
7.12.4.2 TS pin output mode; CLK ................................50
7.12.4.3 TS pin disabled ................................................50
7.12.5
TSIM: TS pin input type control ....................... 50
7.12.5.1 TS pin input mode ...........................................51
7.12.6
INTAPM[1:0]: INTA pin mode control ............... 51
7.12.6.1 INTAPM[1:0]: INTA .......................................... 51
7.12.6.2 INTAPM[1:0]: clock data .................................. 51
7.12.6.3 INTAPM[1:0]: battery mode indication ............. 52
7.13
Function register ..............................................52
7.13.1
100TH: 100th seconds mode .......................... 52
7.13.2
PI[1:0]: Periodic interrupt ................................. 52
7.13.3
RTCM: RTC mode ...........................................53
7.13.4
STOPM: STOP mode control .......................... 53
7.13.5
COF[2:0]: Clock output frequency ................... 54
7.14
Flags register ...................................................55
7.15
Reset register .................................................. 56
7.15.1
SR: Software reset .......................................... 56
7.15.2
CPR: Clear prescaler .......................................58
7.15.3
CTS: Clear timestamp ..................................... 58
7.16
Stop_enable register ........................................58
8
I2C-bus interface ............................................61
8.1
Bit transfer ....................................................... 61
8.2
START and STOP conditions .......................... 62
8.3
Acknowledge ....................................................62
9
Interface protocol .......................................... 63
9.1
Write protocol ...................................................63
9.2
Read protocol .................................................. 63
9.3
Target addressing ............................................ 64
9.3.1
Target address .................................................64
10
Application design-in information ................65
11
Internal circuitry .............................................67
PCF85263A
All information provided in this document is subject to legal disclaimers.
© 2025 NXP B.V. All rights reserved.
Product data sheet
Rev. 5.4 — 12 December 2025
Document feedback
101 / 102



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com