ADS5560 datasheet(6/53 Pages) TI

6 / 53 page

ELECTRICAL CHARACTERISTICS (Continued)

ADS5560

ADS5562

SLWS207 – MAY 2008 ....................................................................................................................................................................................................... www.ti.com

Typical values are at 25

°C, AVDD = DRVDD = 3.3 V, sampling rate = Max Rated, sine wave input clock, 1.5 V

PP clock

amplitude, 50% clock duty cycle, –1 dBFS differential analog input, default fine gain (1dB),internal reference mode, DDR

LVDS interface 0 dB fine gain

(1).

Min and max values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = DRVDD = 3.3 V, sampling

rate = Max Rated, default fine gain (1dB), unless otherwise noted.

ADS5562

ADS5560

PARAMETER

TEST CONDITIONS

UNIT

MIN

TYP

MAX

MIN

TYP

MAX

FIN = 3 MHz

FIN = 10 MHz

HD3

dBc

Third harmonic

FIN = 25 MHz

FIN = 30 MHz

FIN = 3 MHz

104

Worst harmonic

FIN = 10 MHz

102

other than HD2,

dBc

FIN = 25 MHz

100

101

HD3

FIN = 30 MHz

100

101

FIN = 3 MHz

THD

FIN = 10 MHz

75.5

76.5

Total harmonic

dBc

FIN = 25 MHz

distortion

FIN = 30 MHz

IMD

Two-tone

FIN1 = 5 MHz, FIN2 = 10 MHz

dBFS

intermodulation

each tone -7 dBFS

distortion

Voltage overload

Recovery to 1% for 6-dB

clock

recovery time

overload

cycles

(1)

Note that after reset, the device is initialized to 1 dB fine gain setting. For SFDR and SNR performance across fine gains, see Typical

Characteristics section.

Submit Documentation Feedback

Product Folder Link(s): ADS5560 ADS5562

ADS5560 Datasheet(PDF) 6 Page - Texas Instruments

ADS5560 Datasheet(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53

Datasheet Download

Link URL