CMV300 datasheet(25/56 Pages) AMSOSRAM

25 / 56 page

Reference:CMV300-datasheet-v2.11

CMV300 Datasheet

Page 23 of 54

Bit

Function

Description

[0]

DVAL

Indicates valid pixel data on the outputs

[1]

LVAL

Indicates validity of the readout of a row

[2]

FVAL

Indicates the validity of the readout of a frame

[3]

FOT

Indicates when the sensor is in FOT (sampling of image data in pixels) (*)

[4]

INTE1

Indicates when pixels of integration block 1 are integrating (*)

[5]

INTE2

Indicates when pixels of integration block 2 are integrating (*)

[6]

‘0’

Constant zero

[7]

‘1’

Constant one

[8]

‘0’

Constant zero

[9]

‘0’

Constant zero

[10]

‘0’

Constant zero

[11]

‘0’

Constant zero

(*)Note: The status bits are purely informational. These bits are not required to know when the data is valid. The DVAL,

LVAL and FVAL signals are sufficient to know when to sample the image data.

Pin C6 (Test3 / CLK_OUT) can be programmed to map some control bits for easy measurement. Register 69 is used for

this programming:

T_dig1

DVAL

LVAL

FVAL

FOT

INTE1

INTE2

CLK_OUT

4.1.4.1 DVAL, LVAL, FVAL

The first three bits of the control word must be used to identify valid data and the readout status. Next figure shows

the timing of the DVAL, LVAL and FVAL bits of the control channel with an example of the readout of a frame of 3 rows

(default is 488 rows). This example uses the default mode of 4 outputs (2 outputs on each side).

IDLE

324

DATA_OUT

DVAL

LVAL

FVAL

FIGURE 23: DVAL, LVAL AND FVAL TIMING IN 4 OUTPUT MODE

When only 1 output (on one side) is used, the line read-out time is 2x longer. The control channel takes this into account

and the timing in this mode looks like the diagram below.

IDLE

324

DATA_OUT

DVAL

LVAL

FVAL

324

FIGURE 24: DVAL, LVAL AND FVAL TIMING IN 1 OUTPUT MODE

4.1.5 TRAINING DATA

The LVDS outputs are not perfectly edge aligned. This alignment has to be done in the receiving system. You can see the

typical output skew in Figure 25. This skew is independent of the clock speed used. To synchronize the receiving side

with the LVDS outputs of the CMV300, a known data pattern can be put on the output channels. This pattern can be

CMV300 Datasheet(PDF) 25 Page - ams-OSRAM AG

CMV300 Datasheet(HTML) 25 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL