WM8959 datasheet(81/155 Pages) WOLFSON

81 / 155 page

Pre-Production

WM8959

PP, May 2008, Rev 3.1

PLL LOCK OUTPUT

An internal signal used to indicate the lock status of the PLL can be output to a GPIO pin or used to

trigger an Interrupt event. The polarity of the PLL Lock indication may be controlled by register bit

PLL_LCK_POL. Note that this polarity inversion bit applies to the Interrupt register behaviour only; it

does not affect the direct GPIO output of the PLL Lock function. The associated interrupt event may

be masked or enabled by register bit PLL_LCK_IRQ_ENA. The PLL Lock status bit in the IRQ

more details of the Interrupt function.

If direct output of the PLL Lock status bit is required to the external pins of the WM8959, the following

•

GPIO1_ENA = 1 (only required if using GPIO1)

•

AIF_SEL = 0 (only required if using GPIO3, GPIO4 or GPIO5)

•

AIF_TRIS = 0

•

GPIOn_SEL = 0100 for the selected PLL Lock status output pin

•

GPIOn_PU = 0 for the selected PLL Lock status output pin

•

GPIOn_PD = 0 for the selected PLL Lock status output pin

The register fields used to configure the PLL Lock GPIO function are described in Table 45.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R23 (17h)

PLL_LCK_POL

(rw)

PLL Lock polarity

0 = Non-inverted

1 = Inverted

R22 (16h)

PLL_LCK_IRQ_

ENA

PLL Lock IRQ Enable

0 = disabled

1 = enabled

Table 45 PLL Lock GPIO Control

The PLL Lock function operates according to the following truth table:

LABEL

VALUE

DESCRIPTION

PLL Lock output

PLL not Locked

PLL Lock output

PLL Locked

Table 46 Truth Table for GPIO Output of PLL Lock function

LOGIC '1' AND LOGIC '0' OUTPUT

The GPIO pins can be programmed to drive a logic high or logic low signal. The following register

settings are required:

•

GPIO1_ENA = 1 (only required if using GPIO1)

•

AIF_SEL = 0 (only required if using GPIO3, GPIO4 or GPIO5)

•

AIF_TRIS = 0

•

GPIOn_SEL = 0010 for each Logic ‘0’ output pin

•

GPIOn_SEL = 0011 for each Logic ‘1’ output pin

•

GPIOn_PU = 0 for each Logic ‘0’ or Logic ‘1’ GPIO pin

•

GPIOn_PD = 0 for each Logic ‘0’ or Logic ‘1’ GPIO pin

WM8959 Datasheet(PDF) 81 Page - Wolfson Microelectronics plc

WM8959 Datasheet(HTML) 81 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL