Electronic Components Datasheet Search
  English  ▼

X  

SH7032 Datasheet(PDF) 30 Page - Renesas Technology Corp

Part # SH7032
Description  32-Bit RISC Microcomputer
PDF  687 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7032 Datasheet(HTML) 30 Page - Renesas Technology Corp

Back Button SH7032 Datasheet HTML 26Page - Renesas Technology Corp SH7032 Datasheet HTML 27Page - Renesas Technology Corp SH7032 Datasheet HTML 28Page - Renesas Technology Corp SH7032 Datasheet HTML 29Page - Renesas Technology Corp SH7032 Datasheet HTML 30Page - Renesas Technology Corp SH7032 Datasheet HTML 31Page - Renesas Technology Corp SH7032 Datasheet HTML 32Page - Renesas Technology Corp SH7032 Datasheet HTML 33Page - Renesas Technology Corp SH7032 Datasheet HTML 34Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 687 page
background image
Section 1 Overview
Rev. 7.00 Jan 31, 2006 page 4 of 658
REJ09B0272-0700
Feature
Description
Direct memory
access
controller (DMAC)
(4 channels)
Permits DMA transfer between the following modules:
External memory
External I/O
On-chip memory
Peripheral on-chip modules (except DMAC)
DMA transfer can be requested from external pins, on-chip SCI, on-chip
timers, and on-chip A/D converter
Cycle-steal mode or burst mode
Channel priority level is selectable
Channels 0 and 1: dual or single address transfer mode is selectable;
external request sources are supported; channels 2 and 3: dual address
transfer mode, internal request sources only
16-bit integrated
Ten types of waveforms can be output
timer pulse unit (ITU)
Input pulse width and cycle can be measured
PWM mode: pulse output with 0–100% duty cycle (maximum resolution:
50 ns)
Complementary PWM mode: can output a maximum of three pairs of
non-overlapping PWM waveforms
Phase counting mode: can count up or down according to the phase of an
external two-phase clock
Timing pattern
Maximum 16-bit output (4 bits
× 4 channels) can be output
controller (TPC)
Non-overlap intervals can be established between pairs of waveforms
Timing-source timer is selectable
Watchdog timer
Can be used as watchdog timer or interval timer
(WDT) (1 channel)
Timer overflow can generate an internal reset, external signal, or interrupt
Power-on reset or manual reset can be selected as the internal reset
Asynchronous or synchronous mode is selectable
Can transmit and receive simultaneously (full duplex)
Serial communication
interface (SCI)
(2 channels)
On-chip baud rate generator in each channel
Multiprocessor communication function
A/D converter
Ten bits
× 8 channels
Can be externally triggered
Variable reference voltage



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com