Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 644 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 644 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 640Page - Renesas Technology Corp SH7713 Datasheet HTML 641Page - Renesas Technology Corp SH7713 Datasheet HTML 642Page - Renesas Technology Corp SH7713 Datasheet HTML 643Page - Renesas Technology Corp SH7713 Datasheet HTML 644Page - Renesas Technology Corp SH7713 Datasheet HTML 645Page - Renesas Technology Corp SH7713 Datasheet HTML 646Page - Renesas Technology Corp SH7713 Datasheet HTML 647Page - Renesas Technology Corp SH7713 Datasheet HTML 648Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 644 / 904 page
background image
Section 17 Serial I/O with FIFO (SIOF)
Rev.1.50 Aug. 30, 2006 Page 604 of 860
REJ09B0288-0150
Bit
Bit Name
Initial
Value
R/W
Description
11
—
0
R
Reserved
This bit is always read as 0. The write value should always
be 0.
10
RCRDY
0
R
Receive Control Data Ready
This bit indicates a state of the SIOF. If SIRCR is read, the
SIOF clears this bit. This bit is valid when the RXE bit in
SICTR is set to 1. If the issue of interrupts by this bit is
enabled, the SIOF issues a control interrupt. If SIRCR is
written when this bit is set to 1, SIRCR is modified by the
latest data.
0: Indicates that SIRCR stores no valid data
1: Indicates that SIRCR stores valid data
9
RFFUL
0
R
Receive FIFO Full
This bit indicates a state. If SIRDR is read, the SIOF clears
this bit. This bit is valid when the RXE bit in SICTR is 1. If
the issue of interrupts by this bit is enabled, the SIOF
issues a control interrupt.
0: Receive FIFO not full
1: Receive FIFO full
8
RDREQ
0
R
Receive Data Transfer Request
A receive data transfer request is issued when the valid
space in the receive FIFO exceeds the size specified by the
RFWM bit in SIFCTR.
This bit is valid when the RXE bit in SICTR is 1. This bit
indicates a state the SIOF. If the size of valid space in the
receive FIFO is less than the size specified by the RFWM
bit in SIFCTR, the SIOF clears this bit.
If the issue of interrupts by this bit is enabled, the SIOF
issues a receive interrupt.
0: Indicates that the size of valid space in the receive FIFO
does not exceed the size specified by the RFWM bit in
SIFCTR.
1: Indicates that the size of valid space in the receive FIFO
exceeds the size specified by the RFWM bit in SIFCTR.
7 to 5
—
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com