Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 645 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 645 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 641Page - Renesas Technology Corp SH7713 Datasheet HTML 642Page - Renesas Technology Corp SH7713 Datasheet HTML 643Page - Renesas Technology Corp SH7713 Datasheet HTML 644Page - Renesas Technology Corp SH7713 Datasheet HTML 645Page - Renesas Technology Corp SH7713 Datasheet HTML 646Page - Renesas Technology Corp SH7713 Datasheet HTML 647Page - Renesas Technology Corp SH7713 Datasheet HTML 648Page - Renesas Technology Corp SH7713 Datasheet HTML 649Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 645 / 904 page
background image
Section 17 Serial I/O with FIFO (SIOF)
Rev.1.50 Aug. 30, 2006 Page 605 of 860
REJ09B0288-0150
Bit
Bit Name
Initial
Value
R/W
Description
4
FSERR
0
R/W
Frame Synchronization Error
A frame synchronization error occurs when the next frame
synchronization timing appears before the previous data or
control data transfers have been completed. If a frame
synchronization error occurs, the SIOF performs transmission
or reception for slots that can be transferred.
This bit is valid when the TXE or RXE bit in SICTR is 1. When
1 is written to this bit, the contents are cleared. If the issue of
interrupts by this bit is enabled, the SIOF issues an error
interrupt.
0: Indicates that no frame synchronization error occurs
1: Indicates that a frame synchronization error occurs
3
TFOVR
0
R/W
Transmit FIFO Overrun
Transmit FIFO overrun means that there has been an attempt
to write to SITDR when the transmit FIFO is full. When a
transmit overrun occurs, written data is ignored.
This bit is valid when the TXE bit in SICTR is 1. When 1 is
written to this bit, the contents are cleared. If the issue of
interrupts by this bit is enabled, the SIOF issues an error
interrupt.
0: No transmit FIFO overrun
1: Transmit FIFO overrun
2
TFUDR
0
R/W
Transmit FIFO Underrun
Transmit FIFO underrun means that loading for transmission
has occurred when the transmit FIFO is empty. When a
transmit underrun occurs, the SIOF repeatedly sends the
previous transmit data.
This bit is valid when the TXE bit in SICTR is 1. When 1 is
written to this bit, the contents are cleared. If the issue of
interrupts by this bit is enabled, the SIOF issues an error
interrupt.
0: No transmit FIFO underrun
1: Transmit FIFO underrun



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com