| Electronic Components Datasheet Search |
|
SH7713 Datasheet(PDF) 659 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7713 Datasheet(HTML) 659 Page - Renesas Technology Corp |
|
659 / 904 page ![]() Section 17 Serial I/O with FIFO (SIOF) Rev.1.50 Aug. 30, 2006 Page 619 of 860 REJ09B0288-0150 Table 17.5 Audio Mode Specification for Transmit Data Bit Mode TDLE TDRE TLREP Monaural 1 0 x Stereo 1 1 0 left and right same audio output 1 1 1 Note: x: Don't care Table 17.6 Audio Mode Specification for Receive Data Bit Mode RDLE RDRE Monaural 1 0 Stereo 1 1 Note: Left and right same audio mode is not supported in receive data. Control Data: Control data is written to or read from by the following registers. • Transmit control data write: SITCR (32-bit access) • Receive control data read: SIRCR (32-bit access) Figure 17.6 shows the control data and bit alignment in SITCR and SIRCR. 31 24 23 16 15 8 7 0 31 24 23 16 15 8 7 0 (a) Control data: one channel (b) Control data: two channel Control data (channel 0) Control data (channel 0) Control data (channel 1) Figure 17.6 Control Data Bit Alignment The number of channels in control data is specified by CD0E and CD1E bits in SICDAR. Table 17.7 shows the relationship between the number of channels in control data and bit settings. To use only one channel in control data, use channel 0. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |