Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 347 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 347 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 343Page - Renesas Technology Corp 7721 Datasheet HTML 344Page - Renesas Technology Corp 7721 Datasheet HTML 345Page - Renesas Technology Corp 7721 Datasheet HTML 346Page - Renesas Technology Corp 7721 Datasheet HTML 347Page - Renesas Technology Corp 7721 Datasheet HTML 348Page - Renesas Technology Corp 7721 Datasheet HTML 349Page - Renesas Technology Corp 7721 Datasheet HTML 350Page - Renesas Technology Corp 7721 Datasheet HTML 351Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 347 / 577 page
background image
DMA CONTROLLER
13-68
13.7 Array chain transfer mode
7721 Group User’s Manual
13.7 Array chain transfer mode
This mode is used to transfer several blocks of data. According to the information of each block stored in
memory area (Note), several blocks of data are transferred. All of the transfer parameters must be located
in series. Table 13.7.1 lists the specifications of the array chain transfer mode, and Figure 13.7.1 shows the
register structures of SARi, DARi, and TCRi in this mode.
Note: Each of the following information is called “transfer parameter”: transfer start addresses of transfer
source and destination, and transfer data’s byte number.
Table 13.7.1 Specifications of array chain transfer mode
Item
Transfer parameter memory
Condition of normal termination
Conditions of forced termination
Interrupt request generation timing
Functions of registers
Performance specifications
Required.
q In 2-bus cycle transfer: 12 bytes per one block
(transfer source’s transfer start address, transfer destination’s transfer
start address, transfer data’s byte number)
q In 1-bus cycle transfer: 8 bytes per one block
(from memory to I/O: transfer source’s transfer start address, transfer
data’s byte number)
(from I/O to memory: transfer destination’s transfer start address,
transfer data’s byte number)
TCRi latch = 0 and TCRi = 0
___
q Falling edge of the TC pin’s input from “H” to “L”
___
(when the TC pin validity bit = “1”)
q Write “0” to the DMAi enable bit
At normal termination
SARi latch: Indicates the transfer parameter memory’s start address of
the next block.
SARi: Indicates the address of the next transfer source.
DARi latch: Not used.
DARi: Indicates the address of the next transfer destination.
TCRi latch: Indicates the number of remaining transfer blocks.
TCRi: Indicates the number of remaining transfer bytes.
___
TC
pin validity bit: Bit 1 at address 6816



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com