Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 207 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 207 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 203Page - Renesas Technology Corp 7721 Datasheet HTML 204Page - Renesas Technology Corp 7721 Datasheet HTML 205Page - Renesas Technology Corp 7721 Datasheet HTML 206Page - Renesas Technology Corp 7721 Datasheet HTML 207Page - Renesas Technology Corp 7721 Datasheet HTML 208Page - Renesas Technology Corp 7721 Datasheet HTML 209Page - Renesas Technology Corp 7721 Datasheet HTML 210Page - Renesas Technology Corp 7721 Datasheet HTML 211Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 207 / 577 page
background image
SERIAL I/O
7721 Group User’s Manual
11–4
11.2.1 UARTi transmit/receive mode register
Figure 11.2.2 shows the structure of UARTi transmit/receive mode register. The serial I/O mode select bits
are used to select a UARTi’s operating mode. Bits 4 to 6 are described in section “11.4.2 Transfer data
format,” and bit 7 is done in section “11.4.8 Sleep mode.”
11.2 Block description
b7
b6
b5
b4
b3
b2
b1
b0
Bit
4
2
1
0
Bit name
At reset
0
RW
Functions
b2 b1 b0
3
7
6
5
RW
RW
RW
RW
RW
RW
RW
RW
0
0
0
0
Serial I/O mode select bits
0 0 0 : Serial I/O disabled
(P8 functions as a programmable
I/O port.)
0 0 1 : Clock synchronous serial I/O
mode
0 1 0 : Do not select.
0 1 1 : Do not select.
1 0 0 : UART mode
(Transfer data length = 7 bits)
1 0 1 : UART mode
(Transfer data length = 8 bits)
1 1 0 : UART mode
(Transfer data length = 9 bits)
1 1 1 : Do not select.
Sleep select bit
(Valid in UART mode) (Note)
Parity enable bit
(Valid in UART mode) (Note)
Odd/Even parity select bit
(Valid in UART mode when
parity enable bit is “1”) (Note)
Stop bit length select bit
(Valid in UART mode) (Note)
Internal/External clock select bit
UART0 transmit/receive mode register (Address 3016)
UART1 transmit/receive mode register (Address 3816)
Note: Bits 4 to 6 are invalid in the clock synchronous serial I/O mode. (They may be either “0”
or “1.”) Additionally, fix bit 7 to “0.”
0 : Odd parity
1 : Even parity
0 : Parity disabled
1 : Parity enabled
0 : Sleep mode terminated (Invalid)
1 : Sleep mode selected
0 : Internal clock
1 : External clock
0 : One stop bit
1 : Two stop bits
0
0
0
Fig. 11.2.2 Structure of UARTi transmit/receive mode register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com