Electronic Components Datasheet Search
  English  ▼

X  

7721 Datasheet(PDF) 311 Page - Renesas Technology Corp

Part # 7721
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  577 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7721 Datasheet(HTML) 311 Page - Renesas Technology Corp

Back Button 7721 Datasheet HTML 307Page - Renesas Technology Corp 7721 Datasheet HTML 308Page - Renesas Technology Corp 7721 Datasheet HTML 309Page - Renesas Technology Corp 7721 Datasheet HTML 310Page - Renesas Technology Corp 7721 Datasheet HTML 311Page - Renesas Technology Corp 7721 Datasheet HTML 312Page - Renesas Technology Corp 7721 Datasheet HTML 313Page - Renesas Technology Corp 7721 Datasheet HTML 314Page - Renesas Technology Corp 7721 Datasheet HTML 315Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 311 / 577 page
background image
7721 Group User’s Manual
13-32
DMA CONTROLLER
13.4 Operation
Read/Write cycle (Unit:
φ cycle)
Transfer
unit
16 bits
8 bits
16 bits
8 bits
External
bus width
16 bits
(including
internal
bus)
8 bits
Address directions
Fixed/Forward
Backward
Fixed/Forward/
Backward
Fixed/Forward/
Backward
Fixed/Forward/
Backward
Even
Odd
Even
Odd
Even/Odd
Even/Odd
Even/Odd
Data’s start
address
DRAM area
Formula
1 + i
2 + 2i
2 + 2i
2 + i
1 + i
2 + 2i
1 + i
No Wait
2 (a)
4 (c)
4 (c)
3 (b)
2 (a)
4 (c)
2 (a)
With Wait
3 (d)
6 (f)
6 (f)
3 (d)
6 (f)
3 (d)
Address directions: Refer to section “13.4.1 (3) Address directions in 2-bus cycle transfer.”
_
i: A term of E = “L” in 1-bus cycle; i = 1 at “No Wait”, and i = 2 at “With Wait” or “DRAM area”.
When Ready function is used (Refer to section “3.3 Ready function.”), the number of cycles extended
by Ready must be added.
( ): Indicates the corresponding waveform in Figure 13.4.3.
Note: When a transfer destination applies to this condition, 2-bus cycle transfer cannot be performed. When
a transfer source applies to this condition and a transfer destination is in the DRAM area, 2-bus cycle
transfer cannot also be performed.
(2)
Bus operation in 2-bus cycle transfer
The time required for 1-unit transfer in 2-bus cycle transfer is given by the following formula:
Transfer time per 1-unit transfer = (Read cycle) + (Write cycle)
Since any area can be specified as a transfer source or a transfer destination, a read cycle varies
with the conditions of a transfer source, and a write cycle with that of a transfer destination.
Table 13.4.1 lists the time required for a read or write cycle per 1-unit transfer in 2-bus cycle transfer,
and Figure 13.4.3 shows the bus-cycle operation waveforms in 2-bus cycle transfer.
Table 13.4.1 Time required for a read or write cycle per 1-unit transfer in 2-bus cycle transfer
4 (e)
4 (e) (Note)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com