7721 datasheet(314/577 Pages) RENESAS

314 / 577 page

DMA CONTROLLER

7721 Group User’s Manual

13-35

13.4 Operation

Tables 13.4.3 Address directions in 2-bus cycle transfer and examples of transfer result (2)

Note: The position relationship between low-

order byte and high-order byte is not

reversed.

Transfer unit : 8 bits

Address direction

Transfer

source

Transfer unit : 16 bits

Transfer

sequence

External data bus width : 16 bits or 8 bits

Transfer

destination

Data arrangement

on transfer source

memory

Data arrangement

on transfer source

memory

Data arrangement on

transfer destination

memory (transfer result)

Transfer

sequence

Data arrangement on

transfer destination

memory (transfer result)

Forward

Fixed

Forward

Backward

Data 1

Low order

High order

Data 2

Low order

High order

Data 3

Low order

High order

Data

1–3

Low order

High order

Data 1

Data 2

Data 3

Data 4

Data 5

Data 6

Data 1–6

Data 1

Low order

High order

Data 2

Low order

High order

Data 3

Low order

High order

Data 1

Low order

High order

Data 2

Low order

High order

Data 3

Low order

High order

Data 1

Data 2

Data 3

Data 4

Data 5

Data 6

Data 1

Data 2

Data 3

Data 4

Data 5

Data 6

Data 1

Data 2

Data 3

Data 4

Data 5

Data 6

Data 5

Data 4

Data 3

Data 2

Data 1

Data 2

Data 3

Low order

High order

Low order

High order

Low order

High order

Data 3

Data 2

Data 1

Low order

High order

Low order

High order

Low order

High order

V : Transfer start address

7721 Datasheet(PDF) 314 Page - Renesas Technology Corp

7721 Datasheet(HTML) 314 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL