Electronic Components Datasheet Search
  English  ▼

X  

7906 Datasheet(PDF) 508 Page - Renesas Technology Corp

Part # 7906
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  531 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7906 Datasheet(HTML) 508 Page - Renesas Technology Corp

Back Button 7906 Datasheet HTML 504Page - Renesas Technology Corp 7906 Datasheet HTML 505Page - Renesas Technology Corp 7906 Datasheet HTML 506Page - Renesas Technology Corp 7906 Datasheet HTML 507Page - Renesas Technology Corp 7906 Datasheet HTML 508Page - Renesas Technology Corp 7906 Datasheet HTML 509Page - Renesas Technology Corp 7906 Datasheet HTML 510Page - Renesas Technology Corp 7906 Datasheet HTML 511Page - Renesas Technology Corp 7906 Datasheet HTML 512Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 508 / 531 page
background image
APPENDIX
7906 Group User’s Manual Rev.2.0
20-103
Appendix 8. 7906 Group Q & A
Interrupts
Q
If an interrupt request (b) occurs while an interrupt routine (a) is executed, is it true that the main
routine is not executed at all after the execution of the interrupt routine (a) is completed until the
execution of the INTACK sequence for the next interrupt (b) starts?
(2)
If the next interrupt request (b) occurs immediately after sampling pulse ➀ is generated, the
microcomputer executes one instruction of the main routine before executing the INTACK
sequence for (b). It is because that the interrupt request is sampled by the next sampling
pulse ➁.
An interrupt request is sampled by a sampling pulse generated synchronously with the CPU’s op-code
fetch cycle.
(1)
If the next interrupt request (b) occurs before sampling pulse ➀ for the RTI instruction is gener-
ated, the microcomputer executes the INTACK sequence for (b) without executing the main routine.
(No instruction of the main routine is executed.) It is because that sampling is completed while
executing the RTI instruction.
A
Conditions:
q Flag I is cleared to “0” by executing the RTI instruction.
q The interrupt priority level of interrupt (b) is higher than IPL of the main routine.
q The interrupt priority detection time = 2 cycles of fsys
.
Interrupt routine (a)
Main routine
INTACK sequence
for interrupt (b)
Sequence of
execution
RTI instruction
?
INTACK sequence for interrupt (b)
Interrupt request (b)
Interrupt routine (a)
Sampling pulse
RTI instruction
➀
Main routine
Interrupt request (b)
Sampling pulse
➀
INTACK sequence
for interrupt (b)
One instruction executed
➁
Interrupt routine (a)
RTI instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com