Electronic Components Datasheet Search
  English  ▼

X  

38C3 Datasheet(PDF) 197 Page - Renesas Technology Corp

Part # 38C3
Description  8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38C3 Datasheet(HTML) 197 Page - Renesas Technology Corp

Back Button 38C3 Datasheet HTML 193Page - Renesas Technology Corp 38C3 Datasheet HTML 194Page - Renesas Technology Corp 38C3 Datasheet HTML 195Page - Renesas Technology Corp 38C3 Datasheet HTML 196Page - Renesas Technology Corp 38C3 Datasheet HTML 197Page - Renesas Technology Corp 38C3 Datasheet HTML 198Page - Renesas Technology Corp 38C3 Datasheet HTML 199Page - Renesas Technology Corp 38C3 Datasheet HTML 200Page - Renesas Technology Corp 38C3 Datasheet HTML 201Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 224 page
background image
3-52
APPENDIX
38C3 Group User’s Manual
3.5 Control registers
Fig. 3.5.26 Structure of Segment output enable register
Fig. 3.5.27 Structure of LCD mode register
Segment output enable register
b7 b6 b5 b4 b3 b2 b1 b0
Segment output enable register
(SEG: address 3816)
0: I/O ports P20–P23
1: Segment output SEG0–SEG3
b
0
1
2
3
4
5
6
7
Name
0
Functions
At reset R W
0
0
0
0
0
0
0
Segment output
enable bit 0
0: I/O ports P24–P27
1: Segment output SEG4–SEG7
Segment output
enable bit 1
0: I/O ports P00–P03
1: Segment output SEG8–SEG11
Segment output
enable bit 2
0: I/O ports P04–P07
1: Segment output SEG12–SEG15
Segment output
enable bit 3
0: I/O ports P10–P13
1: Segment output SEG16–SEG19
Segment output
enable bit 4
0: I/O ports P14–P17
1: Segment output SEG20–SEG23
Segment output
enable bit 5
0: Output ports P30–P33
1: Segment output SEG24–SEG27
Segment output
enable bit 6
0: Output ports P34–P37
1: Segment output SEG28–SEG31
Segment output
enable bit 7
LCD mode register
b7 b6 b5 b4 b3 b2 b1 b0
LCD mode register
(LM: address 3916)
b
0
4
Name
0
Functions
At reset R W
Duty ratio selection
bits
LCD circuit divider
division ratio selection
bits
LCDCK count source
selection bit (Note)
Bias control bit
0 0: 1 (use COM0)
0 1: 2 (use COM0, COM1)
1 0: 3 (use COM0–COM2)
1 1: 4 (use COM0–COM3)
0 0: Clock input
0 1: 2 division of clock input
1 0: 4 division of clock input
1 1: 8 division of clock input
0
0
0: 1/3 bias
1: 1/2 bias
0: f(XCIN)/32
1: f(XIN)/8192 (f(XCIN)/8192 in
low-speed mode)
LCD enable bit
Fix “0” to this bit.
0: LCD OFF
1: LCD ON
1
3
0
0
0
0
0
5
6
7
b1b0
b6b5
2
Note: LCDCK is a clock for a LCD timing controller.
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com