CDCE62005 datasheet(36/76 Pages) TI

36 / 76 page

Device Control

VCO

CAL

Sleep

ActiveMode

PowerON

Reset

PowerDown

Sync

Calibration

Hold

DelayFinished

CAL_Enabled

Sleep = ON

Sleep = OFF

CAL Done

PowerDown=ON

Sync=ON

Sync=OFF

Manual

Recalibration=ON

Device

OFF

Power

Applied

CDCE62005

SCAS862 – NOVEMBER 2008........................................................................................................................................................................................... www.ti.com

Figure 22 provides a conceptual explanation of the CDCE62005 Device operation. Table 14 defines how the

device behaves in each of the operational states.

Figure 22. CDCE62005 Device State Control Diagram

Table 14. CDCE62005 Device State Definitions

Status

State

Device Behavior

Entered Via

Exited Via

Output

SPI Port

PLL

Divider

Buffer

After device power supply reaches

Power applied to the device or upon

Power On Reset and EEPROM loading

OFF

Disabled

OFF

approximately 2.35 V, the contents

exit from Power Down State via the

delays are finished OR the Power_Down

Power-On

of EEPROM are copied into the

Power_Down pin set HIGH.

pin is set LOW.

Reset

(1)

Device Registers, thereby initializing

the device hardware.

The device waits until either

Delay process in the Power-On Reset

The device waits until either

Enabled

Disabled

OFF

ENCAL_MODE (Device Register 6

State is finished or Sleep Mode (Sleep

ENCAL_MODE (Device Register 6 bit 27)

bit 27) is low (Start up calibration

bit is in Register 8 bit 7) is turned OFF

is low (Start up calibration enabled) or

Calibration

enabled) or both ENCAL_MODE is

while in the Sleep State. Power Down

both ENCAL_MODE is high (Manual

Hold

high (Manual Calibration Enabled)

must be OFF to enter the Calibration

Calibration Enabled) AND ENCAL (Device

AND ENCAL (Device Register 6 bit

Hold State.

22) transitions from a low to a high

a high signaling the device

signaling the device.

The voltage controlled oscillator is

Calibration Hold: CAL Enabled

Calibration Process in completed

Enabled

Disabled

OFF

calibrated based on the PLL settings

becomes true when either

and the incoming reference clock.

ENCAL_MODE (Device Register 6 bit

After the VCO has been calibrated,

27) is low or both ENCAL_MODE is

the device enters Active Mode

high AND ENCAL (Device Register 6

automatically.

bit 22) transitions from a low to a high.

VCO CAL

Active Mode: A Manual Recalibration

is requested. This is initiated by

setting ENCAL_MODE to HIGH

(Manual Calibration Enabled) AND

initiating a calibration sequence by

applying a LOW to HIGH transition on

ENCAL.

Normal Operation

CAL Done (VCO calibration process

Sync, Power Down, Sleep, or Manual

Enabled

Disabled

Active Mode

finished) or Sync = OFF (from Sync

Recalibration activated.

State).

Enabled

(1)

To ensure proper operation, independently from power supply ramp up, Power_Down pin should be held LOW for 50

µs after power

supply is stable.

Submit Documentation Feedback

Product Folder Link(s) :CDCE62005

CDCE62005 Datasheet(PDF) 36 Page - Texas Instruments

CDCE62005 Datasheet(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL