CDCE62005 datasheet(27/76 Pages) TI

27 / 76 page

Device Registers: Register 0

CDCE62005

www.ti.com........................................................................................................................................................................................... SCAS862 – NOVEMBER 2008

Table 5. CDCE62005 Register 0 Bit Definitions

SPI

RAM

BIT NAME

DESCRIPTION/FUNCTION

BIT

BLOCK

Address 0

Address 1

Address 2

Address 3

DIV2PRIX

Pre-Divider Selection for the Primary Reference

EEPROM

Primary

(X,Y)=00:3-state, 01:Divide by “1”, 10:Divide by “2”, 11:Reserved

Reference

DIV2PRIY

EEPROM

RESERVED

Used in Test Mode

EEPROM

RESERVED

Used in Test Mode

EEPROM

OUTMUX0SELX

Output 0

OUTPUT MUX “0” Select. Selects the Signal driving Output Divider”0”

EEPROM

(X,Y) = 00: PRI_IN, 01:SEC_IN, 10:SMART_MUX, 11:VCO_CORE

OUTMUX0SELY

Output 0

EEPROM

PH0ADJC0

Output 0

EEPROM

PH0ADJC1

Output 0

EEPROM

PH0ADJC2

Output 0

EEPROM

PH0ADJC3

Output 0

Coarse phase adjust select for output divider “0”

EEPROM

PH0ADJC4

Output 0

EEPROM

PH0ADJC5

Output 0

EEPROM

PH0ADJC6

Output 0

EEPROM

OUT0DIVRSEL0

Output 0

EEPROM

OUT0DIVRSEL1

Output 0

EEPROM

OUT0DIVRSEL2

Output 0

EEPROM

OUT0DIVRSEL3

Output 0

OUTPUT DIVIDER “0” Ratio Select

EEPROM

OUT0DIVRSEL4

Output 0

EEPROM

OUT0DIVRSEL5

Output 0

EEPROM

OUT0DIVRSEL6

Output 0

EEPROM

When set to “0”, the divider is disabled

OUT0DIVSEL

Output 0

EEPROM

When set to “1”, the divider is enabled

High Swing LVPECL When set to “1” and Normal Swing when set to “0”

– If LVCMOS or LVDS is selected the Output swing will stay at the same level.

HiSWINGLVPECL0

Output 0

EEPROM

– If LVPECL buffer is selected the Output Swing will be 30% higher if this bit is set to “1”

and Normal LVPECL if it is set to “0”.

CMOSMODE0PX

Output 0

LVCMOS mode select for OUTPUT “0” Positive Pin.

EEPROM

(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-State

CMOSMODE0PY

Output 0

EEPROM

CMOSMODE0NX

Output 0

LVCMOS mode select for OUTPUT “0” Negative Pin.

EEPROM

(X,Y)=00:Active, 10:Inverting, 11:Low, 01:3-State

CMOSMODE0NY

Output 0

EEPROM

OUTBUFSEL0X

Output 0

OUTPUT TYPE

RAM BITS

EEPROM

LVPECL

LVDS

OUTBUFSEL0Y

Output 0

EEPROM

LVCMOS

See Settings Above*

Output Disabled

* Use Description for Bits 22,23,24 and 25 for setting the LVCMOS Outputs

Submit Documentation Feedback

Product Folder Link(s) :CDCE62005

CDCE62005 Datasheet(PDF) 27 Page - Texas Instruments

CDCE62005 Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL