Electronic Components Datasheet Search
  English  ▼

X  

MAC7200 Datasheet(PDF) 158 Page - Freescale Semiconductor, Inc

Part # MAC7200
Description  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 Datasheet(HTML) 158 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 154Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 155Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 156Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 157Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 158Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 159Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 160Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 161Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 162Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 158 / 976 page
background image
Exception Handling
MAC7200 Microcontroller Family Reference Manual, Rev. 2
80
Freescale Semiconductor
fixed address. For purposes of explanation in this document, that address will be assumed to be
$0000_0000.
7.2.1
Reset
Address: $0000 0000
As discussed in Chapter 9, “Device Memory Map”, the physical memory or bus to which this address is
mapped can be re-located both in hardware and in software.
7.2.2
Undefined Instruction
Address: $0000 0004
There are no additional co-processors in the system.
7.2.3
Software Interrupt
Address: $0000 0008
There is no special functionality on the MAC72xx to support SWIs.
7.2.4
Prefetch (Instruction) Abort
Address: $0000 000C
A special set of registers has been added to the MCM to support easier debugging of both Instruction and
Data Aborts. These “core fault” registers will store the last address and transfer modifiers (size, type, etc.)
that caused an Instruction or Data Abort (i.e.-the last address that caused a Transfer Error on the ARM7
native bus). The associated read/write data will not be stored.
On the MAC72xx, there are several sources of aborts that can be generated throughout the bus hierarchy,
including the following:
•
AXBS
— Access to an unavailable slave port on the AXBS (S2, S4 and S6 on the MAC72xx). See
Section 15.7.2, “Master/Slave Interface” for more details.
— Writing to an AXBS slave address when the RO bit in the slave’s SGPCR register is set. See
Section 15.7.2, “Master/Slave Interface” for more details.
•
FlexBus
— Access to the FlexBus hits no chip-select address ranges
•Flash
— Access to Flash blocked by the WACC/SACC/DACC access protection in the Flash Controller
and MCM
— Flash access produces an ECC error
— Flash access produces a Read-while-Write error
•SRAM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com