| Electronic Components Datasheet Search |
|
DAC3282 Datasheet(PDF) 23 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC3282 Datasheet(HTML) 23 Page - Texas Instruments |
|
23 / 53 page ![]() DAC3282 www.ti.com SLAS646A – DECEMBER 2009 – REVISED FEBRUARY 2010 Register name: CONFIG0 – Address: 0x00, Default: 0x70 Register Default Address Bit Name Function Name Value CONFIG0 0x00 7 qmc_offset_ena When asserted the DAC offset correction is enabled. 0 When asserted the FIFO is enabled. When the FIFO is bypassed 6 fifoin_ena 1 DACCCLKP/N and DATACLKP/N must be aligned to within t_align. 5 fifo_reset_ena Allows the FRAME input to act as a FIFO write reset when asserted.. 1 Allows the FRAME or OSTR signals to be used as a sync signal when 4 multi_sync_ena asserted. 1 This selection is determined by multi_sync_sel in register CONFIG19. When asserted the ALARM_SDO pin becomes an output. The 3 alarm_out_ena functionality of this pin is controlled by the CONFIG6 alarm_mask 0 setting. This bit changes the polarity of the ALARM signal. (0=negative logic, 2 alarm_pol 0 1=positive 1:0 mixer_func(1:0) Controls the function of the mixer block. 00 Mode mixer_func(1:0) Normal 00 High Pass(Fs/2) 01 Fs/4 10 –Fs/4 11 Register name: CONFIG1 – Address: 0x01, Default: 0x11 Register Default Address Bit Name Function Name Value CONFIG1 0x01 7 Unused Reserved for factory use. 0 6 Unused Reserved for factory use. 0 5 Unused Reserved for factory use. 0 4 fir_ena When asserted the chip does 2X interpolation of the data. 1 When asserted, the zero-IF sinc correction filter is enabled. This filter 3 fir4_ena 0 cannot be used unless fir_ena is asserted. 2 iotest_ena When asserted enables the data pattern checker operation. 0 1 Unused Reserved for factory use. 0 When asserted the inputs are expected to be in 2’s complement 0 twos format. When de-asserted the input format is expected to be 1 offset-binary. Register name: CONFIG2 – Address: 0x02, Default: 0x00 Register Default Address Bit Name Function Name Value CONFIG2 0x02 7 Unused Reserved for factory use. 0 6 Unused Reserved for factory use. 0 5 Unused Reserved for factory use. 0 4 Unused Reserved for factory use. 0 3:0 output_delay(3:0) Delays the output to the DACs from 0 to 15 DAC clock cycles. 0000 Copyright © 2009–2010, Texas Instruments Incorporated Submit Documentation Feedback 23 Product Folder Link(s): DAC3282 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |