Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DAC3282 Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part # DAC3282
Description  16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC3282 Datasheet(HTML) 3 Page - Texas Instruments

  DAC3282 Datasheet HTML 1Page - Texas Instruments DAC3282 Datasheet HTML 2Page - Texas Instruments DAC3282 Datasheet HTML 3Page - Texas Instruments DAC3282 Datasheet HTML 4Page - Texas Instruments DAC3282 Datasheet HTML 5Page - Texas Instruments DAC3282 Datasheet HTML 6Page - Texas Instruments DAC3282 Datasheet HTML 7Page - Texas Instruments DAC3282 Datasheet HTML 8Page - Texas Instruments DAC3282 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 53 page
background image
1
2
3
4
5
6
7
8
9
10
11
12
35
34
33
32
31
30
29
28
27
26
25
DAC3282
RGZPackage
48-QFN 7x7mm
(TopView )
36
GND
DACCLKN
D1P
D1N
D0P
D0N
TXENABLE
SDIO
SCLK
SDENB
D6N
D6P
D7N
D7P
DIGVDD18
OSTRN
OSTRP
DACCLKP
DACVDD18
CLKVDD18
RESETB
DACVDD18
ALARM_SDO
DIGVDD18
DAC3282
www.ti.com
SLAS646A – DECEMBER 2009 – REVISED FEBRUARY 2010
PINOUT
PIN FUNCTIONS
PIN
I/O
DESCRIPTION
NAME
NO.
37, 40, 42,
AVDD33
I
Analog supply voltage. (3.3 V)
45, 48
1.8V CMOS output for ALARM condition. The ALARM output functionality is defined through the
CONFIG6 register. Default polarity is active low, but can be changed to active high via CONFIG0
ALARM_SDO
34
O
alarm_pol control bit. Optionally, it can be used as the uni-directional data output in 4-pin serial
interface mode (CONFIG 23 sif4_ena = ‘1’).
BIASJ
43
O
Full-scale output current bias. For 20mA full-scale output current, connect a 960
Ω resistor to GND.
Internal clock buffer supply voltage. (1.8 V)
CLKVDD18
1
I
It is recommended to isolate this supply from DACVDD18 and DIGVDD18.
LVDS positive input data bits 0 through 7. Each positive/negative LVDS pair has an internal 100
Ω
termination resistor. Data format relative to DATACLKP/N clock is Double Data Rate (DDR) with two
data transfers per DATACKP/N clock cycle. Dual channel 16-bit data is transferred byte-wide on this
9, 11, 13,
single 8-bit data bus using FRAMEP/N as a frame strobe indicator.
D[7..0]P
15, 21, 23,
I
D7P is most significant data bit (MSB) – pin 9
25, 27
D0P is least significant data bit (LSB) – pin 27
The order of the bus can be reversed via CONFIG19 rev bit.
LVDS negative input data bits 0 through 15. (See D[7:0]P description above)
10, 12, 14,
D[7..0]N
16, 22, 24,
I
D7N is most significant data bit (MSB) – pin 10
26, 28
D0N is least significant data bit (LSB) – pin 28
Copyright © 2009–2010, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s): DAC3282



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com