Electronic Components Datasheet Search
  English  ▼

X  

DS3161 Datasheet(PDF) 45 Page - Maxim Integrated Products

Part # DS3161
Description  Single/Dual/Triple/Quad ATM/Packet PHYs for DS3/E3/STS-1
PDF  384 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS3161 Datasheet(HTML) 45 Page - Maxim Integrated Products

Back Button DS3161 Datasheet HTML 41Page - Maxim Integrated Products DS3161 Datasheet HTML 42Page - Maxim Integrated Products DS3161 Datasheet HTML 43Page - Maxim Integrated Products DS3161 Datasheet HTML 44Page - Maxim Integrated Products DS3161 Datasheet HTML 45Page - Maxim Integrated Products DS3161 Datasheet HTML 46Page - Maxim Integrated Products DS3161 Datasheet HTML 47Page - Maxim Integrated Products DS3161 Datasheet HTML 48Page - Maxim Integrated Products DS3161 Datasheet HTML 49Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 384 page
background image
DS3161/DS3162/DS3163/DS3164
PIN
TYPE
FUNCTION
TNEGn /
TOHMOn
O
Transmit Negative AMI / Line OH Mask
TNEGn: When the port line is configured for B3ZS, HDB3 or AMI mode and the
framer is not configured for one of the “-OHM” modes (see Table 10-30), a high on
this pin indicates that a negative pulse should be transmitted on the line. The signal is
updated on the positive clock edge of the referenced clock pin if the clock pin signal is
not inverted, otherwise it is updated on the falling edge of the clock. The signal is
typically referenced to the TLCLKn line clock output pins, but it can be referenced to
the TCLKOn, TCLKIn, RLCLKn or RCLKOn pins.
This output signal can be inverted.
o
DS3: 44.736 Mbps +20ppm
o
E3: 34.368 Mbps +20ppm
o
CC52: 52 Mbps +20ppm
TOHMOn: When the framer is configured for one of the “-OHM” modes (see Table
10-30), the transmit overhead mask signal is output on this pin. This signal is a
delayed version of TOHMIn or ROHMIn when in local loopback (three clock period
delay). This signal will be high to indicate that the data on TDATn is not valid data
and can be overwritten by external logic to add an external frame signal. This signal
will be low to indicate that the data on TDATn is valid. The signal is updated on the
positive clock edge of the referenced clock pin if the clock pin signal is not inverted,
otherwise it is updated on the falling edge of the clock. The signal is typically
referenced to the TLCLKn line clock output pins, but it can be referenced to the
TCLKOn, TCLKIn, RLCLKn or RCLKOn pins.
This output signal can be inverted.
RLCLKn
I
Receive Line Clock Input
RLCLKn: This clock is typically used for the reference clock for the RPOSn / RDATn,
RNEGn / RLCVn / ROHMIn signals but can also be used as the reference clock for
the RSERn, RSOFOn / RDENn / RFOHENOn, RFOHENIn, TOHMIn / TSOFIn,
TFOHn / TSERn, TFOHENIn, TSOFOn / TDENn / TFOHENOn, TPOSn / TDATn and
TNEGn / TOHMOn signals.
This input signal can be inverted.
o
DS3: 44.736 MHz +20 ppm
o
E3: 34.368 MHz +20 ppm
o
CC52: 52 MHz +20 ppm
RPOSn /
RDATn
Iad
Receive Positive AMI / Data
RPOSn: When the port line is configured for B3ZS, HDB3 or AMI mode and the
framer is not configured for one of the “-OHM” modes, a high on this pin indicates that
a positive pulse has been detected using an external LIU. The signal is sampled on
the positive clock edge of the referenced clock pin if the clock pin signal is not
inverted, otherwise it is sampled on the falling edge of the clock. The signal is typically
referenced to the RLCLKn line clock input pins, but it can be referenced to the
RCLKOn output pins.
This input signal can be inverted.
RDATn: When the port line interface is configured for UNI mode or the framer is
configured for one of the “-OHM” modes, the un-encoded receive signal is input on
this pin. The signal is sampled on the positive clock edge of the referenced clock pin if
the clock pin signal is not inverted, otherwise it is sampled on the falling edge of the
clock. The signal is typically referenced to the RLCLKn line clock input pins, but it can
be referenced to the RCLKOn output pins.
This input signal can be inverted.
o
DS3: 44.736 Mbps +20ppm
o
E3: 34.368 Mbps +20ppm
o
CC52: 52 Mbps +20ppm
RNEGn /
RLCVn /
ROHMIn
Iad
Receive Negative AMI / Line Code Violation / Line OH Mask input
RNEGn: When the port line is configured for B3ZS, HDB3 or AMI mode and the
framer is not configured for one of the “-OHM” modes, a high on this pin indicates that
a negative pulse has been detected using an external LIU. The signal is sampled on



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com